Datasheet GD32E103xx (GigaDevice) - 3

link to page 40 link to page 40 link to page 41 link to page 41 link to page 41 link to page 42 link to page 42 link to page 43 link to page 44 link to page 51 link to page 52 link to page 53 link to page 54 link to page 56 link to page 57 link to page 58 link to page 58 link to page 59 link to page 61 link to page 62 link to page 62 link to page 64 link to page 65 link to page 66 link to page 68 link to page 68 link to page 69 link to page 73 link to page 73 link to page 74 link to page 75 link to page 75 GD32E103xx Datasheet
3.15. Inter-IC sound (I2S) .. 39 3.16. Universal serial bus full-speed interface (USBFS) ... 39 3.17. External memory controller (EXMC) ... 40 3.18. Debug mode ... 40 3.19. Package and operation temperature ... 40 4. Electrical characteristics ... 41 4.1. Absolute maximum ratings ... 41 4.2. Operating conditions characteristics ... 42 4.3. Power consumption .. 43 4.4. EMC characteristics .. 50 4.5. Power supply supervisor characteristics .. 51 4.6. Electrical sensitivity .. 52 4.7. External clock characteristics .. 53 4.8. Internal clock characteristics ... 55 4.9. PLL characteristics.. 56 4.10. Memory characteristics ... 57 4.11. NRST pin characteristics ... 57 4.12. GPIO characteristics .. 58 4.13. ADC characteristics ... 60 4.14. Temperature sensor characteristics ... 61 4.15. DAC characteristics ... 61 4.16. I2C characteristics ... 63 4.17. SPI characteristics ... 64 4.18. I2S characteristics.. 65 4.19. USART characteristics ... 67 4.20. USBFS characteristics ... 67 4.21. EXMC characteristics ... 68 4.22. TIMER characteristics .. 72 4.23. WDGT characteristics .. 72 4.24. Parameter conditions ... 73 5. Package information .. 74 5.1. LQFP100 package outline dimensions ... 74
2 Document Outline Table of Contents List of Figures List of Tables 1. General description 2. Device overview 2.1. Device information 2.2. Block diagram 2.3. Pinouts and pin assignment 2.4. Memory map 2.5. Clock tree 2.6. Pin definitions 2.6.1. GD32E103Vx LQFP100 pin definitions 2.6.2. GD32E103Rx LQFP64 pin definitions 2.6.3. GD32E103Cx LQFP48 pin definitions 2.6.4. GD32E103Tx QFN36 pin definitions 3. Functional description 3.1. Arm® Cortex®-M4 core 3.2. On-chip memory 3.3. Clock, reset and supply management 3.4. Boot modes 3.5. Power saving modes 3.6. Analog to digital converter (ADC) 3.7. Digital to analog converter (DAC) 3.8. DMA 3.9. General-purpose inputs/outputs (GPIOs) 3.10. Timers and PWM generation 3.11. Real time clock (RTC) 3.12. Inter-integrated circuit (I2C) 3.13. Serial peripheral interface (SPI) 3.14. Universal synchronous asynchronous receiver transmitter (USART) 3.15. Inter-IC sound (I2S) 3.16. Universal serial bus full-speed interface (USBFS) 3.17. External memory controller (EXMC) 3.18. Debug mode 3.19. Package and operation temperature 4. Electrical characteristics 4.1. Absolute maximum ratings 4.2. Operating conditions characteristics 4.3. Power consumption 4.4. EMC characteristics 4.5. Power supply supervisor characteristics 4.6. Electrical sensitivity 4.7. External clock characteristics 4.8. Internal clock characteristics 4.9. PLL characteristics 4.10. Memory characteristics 4.11. NRST pin characteristics 4.12. GPIO characteristics 4.13. ADC characteristics 4.14. Temperature sensor characteristics 4.15. DAC characteristics 4.16. I2C characteristics 4.17. SPI characteristics 4.18. I2S characteristics 4.19. USART characteristics 4.20. USBFS characteristics 4.21. EXMC characteristics 4.22. TIMER characteristics 4.23. WDGT characteristics 4.24. Parameter conditions 5. Package information 5.1. LQFP100 package outline dimensions 5.2. LQFP64 package outline dimensions 5.3. LQFP48 package outline dimensions 5.4. QFN36 package outline dimensions 5.5. Thermal characteristics 6. Ordering information 7. Revision history