Datasheet CH32X033, CH32X035 (Nanjing Qinheng Microelectronics)

HerstellerNanjing Qinheng Microelectronics
BeschreibungUSB+Type-C PD MCU
Seiten / Seite47 / 1 — CH32X035/X033 Datasheet. Overview. Features. Core. 3 groups of analog …
Revision2.3
Dateiformat / GrößePDF / 815 Kb
DokumentenspracheEnglisch

CH32X035/X033 Datasheet. Overview. Features. Core. 3 groups of analog voltage comparator CMP:. 12-bit ADC. Memory

Datasheet CH32X033, CH32X035 Nanjing Qinheng Microelectronics, Revision: 2.3

Modelllinie für dieses Datenblatt

Textversion des Dokuments

CH32X035/X033 Datasheet
V2.3 https://wch-ic.com
Overview
CH32X035 is an industrial-grade microcontroller based on the QingKe RISC-V core. CH32X035 has built-in USB and PD PHY, supports USB Host and USB Device functions, PDUSB and Type-C fast charging functions, built-in programmable protocol I/O controller, provides 2 groups of OPA, 3 groups of CMP, 4 groups of USART, I2C, SPI, multiple timers, 12-bit ADC, 14-channel Touchkey and other rich peripheral resources.
Features Core
- 2 output channels each, optional ADC pins - QingKe 32-bit RISC-V4C core
3 groups of analog voltage comparator CMP:
- Support RV32IMAC instruction set and self- - 2 input channels each, optional common extending instructions reference voltage pin - Fast programmable interrupt controller + - Output to I/O or internal direct trigger TIM2 hardware interrupt stack
12-bit ADC
- Branch prediction, conflict handling mechanism - Analog input range: GND ~ VDD - Single-cycle multiplication, hardware division - 14-channel external signal + 1-channel internal
Memory
signal channel - 20KB volatile data storage area SRAM
14-channel touch-key detection
- 62KB program memory area CodeFlash
Multiple timers
- 256B system non-volatile configuration - 2×16-bit advanced-control timers, with dead- information memory area time control and emergency brake; can offer - 256B user-defined information storage area PWM complementary output for motor control
Power management and low-power:
- 1×16-bit general-purpose timers, provide input - System power supply VDD voltage range: capture/output comparison/PWM 2V~5.5V - 2 watchdog timers (independent watchdog and - Low power modes: Sleep, Stop, Standby window watchdog)
System clock & Reset
- SysTick: 64-bit counter - Built-in 48MHz RC oscillator
4 groups of USART: Support LIN and ISO7816
- Power on/down reset, programmable voltage
1×I2C interface
detector
1×SPI interface 8-channel general-purpose DMA controller USB2.0 full-speed controller and PHY:
- 8 channels, support ring buffer management - Support USB Host and USB Device - Support TIMx/ADC/USART/I2C/SPI
USB PD and Type-C controller and PHY Programmable Protocol I/O Controller PIOC: Fast GPIO port
- Programmable, supports a wide range of 1-wire - 60 I/O ports, with 24 external interrupts interfaces, 2-wire interfaces
Security features: Chip unique ID 2 groups of OPA/PGA/CMP: Debug mode: 2-wire serial debug interface
- Multiple input channels, selectable multi-step
(SDI)
gain
Package:
LQFP, QFN, QSOP, TSSOP Document Outline Overview Features Chapter 1 Specification Information 1.1 System Structure 1.2 Memory Map 1.3 Clock Tree 1.4 Functional Description 1.4.1 RISC-V4C Processor 1.4.2 Programmable Protocol I/O Controller (PIOC) 1.4.3 On-chip Memory 1.4.4 Power Supply Scheme 1.4.5 Power Supply Monitor 1.4.6 System Voltage Regulator LDO 1.4.7 Low-power Mode 1.4.8 Programmable Fast Interrupt Controller (PFIC) 1.4.9 External Interrupt/Event Controller (EXTI) 1.4.10 General DMA Controller 1.4.11 Clock and Boot 1.4.12 Analog-to-digital Converter (ADC) and Touchkey Capacitance Detection (TKey) 1.4.13 Timer and Watchdog 1.4.14 Universal Synchronous/Asynchronous Receiver Transmitter (USART) 1.4.15 Serial Peripheral Interface (SPI) 1.4.16 I2C Bus 1.4.17 Universal Serial Bus USB2.0 Full-speed Host/Device Controller (USBFS) 1.4.18 USB PD and Type-C Controller (USB PD) 1.4.19 General-purpose Input and Output (GPIO) 1.4.20 Operational Amplifier/Comparator (OPA) 1.4.21 Voltage Comparator (CMP) 1.4.22 2-wire SDI Serial Debug Interface Chapter 2 Pinouts and Pin Definition 2.1 Pinouts 2.2 Pin Description 2.3 Pin Alternate Functions Chapter 3 Electrical Characteristics 3.1 Test Conditions 3.2 Absolute Maximum Ratings 3.3 Electrical Characteristics 3.3.1 Operating Conditions 3.3.2 Built-in Reset and Power Control Module Characteristics 3.3.3 Built-in Reference Voltage 3.3.4 Supply Current Characteristics 3.3.5 Internal Clock Source Characteristics 3.3.6 Wakeup Time from Low-power Mode 3.3.7 Memory Characteristics 3.3.8 I/O Port Characteristics 3.3.9 RST Pin Characteristics 3.3.10 USB PD Interface Characteristics 3.3.11 TIM Timer Characteristics 3.3.12 I2C Interface Characteristics 3.3.13 SPI Interface Characteristics 3.3.14 USART Characteristics 3.3.15 USB Interface Characteristics 3.3.16 12-bit ADC Characteristics 3.3.17 OPA Characteristics 3.3.18 CMP Characteristics Chapter 4 Package and Ordering Information Packages 4.1 LQFP64M Package 4.2 LQFP48 Package 4.3 QFN28 Package 4.4 QSOP28 Package 4.5 QFN20 Package 4.6 TSSOP20 Package 4.7 QFN12 Package Series Product Naming Rules