Datasheet AD5522 (Analog Devices) - 6

link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11 link to page 11
AD5522 Data Sheet SPECIFICATIONS
AVDD ≥ 10 V; AVSS ≤ −5 V; |AVDD − AVSS| ≥ 20 V and ≤ 33 V; DVCC = 2.3 V to 5.25 V; VREF = 5 V; REFGND = DUTGND = AGND = 0 V; gain (M), offset (C), and DAC offset registers at default values; TJ = 25°C to 90°C, unless otherwise noted. (FV = force voltage, FI = force current, MV = measure voltage, MI = measure current, FS = full scale, FSR = full-scale range, FSVR = full-scale voltage range, FSCR = ful -scale current range.)
Table 1. Parameter Min Typ1 Max Unit Test Conditions/Comments
FORCE VOLTAGE FOHx Output Voltage Range2 AVSS + 4 AVDD − 4 V Al current ranges from FOHx at full-scale current, includes ±1 V dropped across sense resistor EXTFOHx Output Voltage Range2 AVSS + 3 AVDD − 3 V External high current range at full-scale current, does not include ±1 V dropped across sense resistor Output Voltage Span 22.5 V Offset Error −50 +50 mV Measured at midscale code; prior to calibration Offset Error Tempco2 −10 µV/°C Standard deviation = 20 μV/°C Gain Error −0.5 +0.5 % FSR Prior to calibration Gain Error Tempco2 0.5 ppm/°C Standard deviation = 0.5 ppm/°C Linearity Error −0.01 +0.01 % FSR FSR = full-scale range (±10 V), gain and offset errors calibrated out Short-Circuit Current Limit2 −150 +150 mA ±80 mA range −10 +10 mA All other ranges Noise Spectral Density (NSD)2 320 nV/√Hz 1 kHz, at FOHx in FV mode MEASURE CURRENT Measure current = (IDUT × RSENSE × gain), amplifier gain = 5 or 10, unless otherwise noted Differential Input Voltage Range2 −1.125 +1.125 V Voltage across RSENSE; gain = 5 or 10 Output Voltage Span 22.5 V Measure current block with VREF = 5 V, MEASOUT scaling happens after Offset Error −0.5 +0.5 % FSCR V(RSENSE) = ±1 V, measured with zero current flowing Offset Error Tempco2 1 µV/°C Referred to MI input; standard deviation = 4 µV/°C Gain Error −1 +1 % FSCR Using internal current ranges −0.5 +0.5 % FSCR Measure current amplifier alone Gain Error Tempco2 −2 ppm/°C Standard deviation = 2 ppm/°C, measure current amplifier alone; internal sense resistor 25 ppm/°C Linearity Error (MEASOUTx Gain = 1) −0.015 +0.015 % FSR MI gain = 10 −0.01 +0.01 % FSR MI gain = 5 Linearity Error (MEASOUTx Gain = 0.2) −0.06 +0.06 % FSR MI gain = 10, AVDD = 28 V, AVSS = −5 V, offset DAC = 0x0 −0.11 +0.11 % FSR MI gain = 10, AVDD = 10 V, AVSS = −23 V, offset DAC = 0x0EDB7 −0.015 +0.015 % FSR MI gain = 10, AVDD = 15.25 V, AVSS = −15.25 V, offset DAC = 0xA492 −0.06 +0.06 % FSR MI gain = 5, AVDD = 28 V, AVSS = −5 V, offset DAC = 0x0 −0.01 +0.01 % FSR MI gain = 5, AVDD = 10 V, AVSS = −23 V, offset DAC = 0xEDB7 −0.01 +0.01 % FSR MI gain = 5, AVDD = 15.25 V, AVSS = −15.25 V, offset DAC = 0xA492 Common-Mode Voltage Range2 AVSS + 4 AVDD − 4 V Common-Mode Error (Gain = 5) −0.01 +0.01 % FSCR/V % of full-scale change at force output per V change in DUT voltage Common-Mode Error (Gain = 10) −0.005 +0.005 % FSCR/V % of full-scale change at force output per V change in DUT voltage Sense Resistors Sense resistors are trimmed to within 1% 200 kΩ ±5 µA range 50 kΩ ±20 µA range 5 kΩ ±200 µA range 0.5 kΩ ±2 mA range Rev. F | Page 6 of 64 Document Outline Features Applications Functional Block Diagram Revision History General Description Specifications Timing Characteristics Circuit and Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Force Amplifier Comparators Clamps Current Range Selection High Current Ranges Measure Current Gains VMID Voltage Choosing Power Supply Rails Measure Output (MEASOUTx Pins) Device Under Test Ground (DUTGND) Guard Amplifier Compensation Capacitors System Force and Sense Switches Temperature Sensor DAC Levels Offset DAC Gain and Offset Registers Cached X2 Registers Gain and Offset Registers for the FIN DAC Gain and Offset Registers for the Comparator DACs Gain and Offset Registers for the Clamp DACs Reference Voltage (VREF) Reference Selection Reference Selection Example Calibration Reducing Zero-Scale Error Reducing Gain Error Calibration Example Additional Calibration System Level Calibration Circuit Operation Force Voltage (FV) Mode Force Current (FI) Mode Serial Interface SPI Interface LVDS Interface Serial Interface Write Mode RESETB Function BUSYB and LOADB Functions Register Update Rates Register Selection Readback Control, RD/WRB PMU Address Bits: PMU3, PMU2, PMU1, PMU0 NOP (No Operation) Reserved Commands Write System Control Register Write PMU Register Write DAC Register DAC Addressing Read Registers Readback of System Control Register Readback of PMU Register Readback of Comparator Status Register Readback of Alarm Status Register Readback of DAC Register Applications Information Power-On Default Setting Up the Device on Power-On Changing Modes Required External Components Power Supply Decoupling Power Supply Sequencing Typical Application for the AD5522 Outline Dimensions Ordering Guide