Datasheet Texas Instruments SN74LVTH16374GQLR — Datenblatt
Hersteller | Texas Instruments |
Serie | SN74LVTH16374 |
Artikelnummer | SN74LVTH16374GQLR |
3,3-V-ABT-16-Bit-Flip-Flops vom Typ D-Typ mit 3-Zustands-Ausgängen 56-BGA MICROSTAR JUNIOR -40 bis 85
Datenblätter
3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs datasheet
PDF, 766 Kb, Revision: R, Datei veröffentlicht: Aug 23, 2007
Auszug aus dem Dokument
Preise
Status
Lifecycle Status | Obsolete (Manufacturer has discontinued the production of the device) |
Manufacture's Sample Availability | No |
Verpackung
Pin | 56 |
Package Type | GQL |
Industry STD Term | BGA MICROSTAR JUNIOR |
JEDEC Code | R-PBGA-N |
Width (mm) | 4.5 |
Length (mm) | 7 |
Thickness (mm) | .75 |
Pitch (mm) | .65 |
Max Height (mm) | 1 |
Mechanical Data | Herunterladen |
Ersatz
Replacement | SN74LVTH16374ZQLR |
Replacement Code | P |
Parameter
3-State Output | Yes |
Approx. Price (US$) | 0.52 | 1ku |
Bits(#) | 16 |
F @ Nom Voltage(Max)(Mhz) | 160 |
ICC @ Nom Voltage(Max)(mA) | 5 |
Input Type | TTL |
Operating Temperature Range(C) | -40 to 85 |
Output Drive (IOL/IOH)(Max)(mA) | 64/-32 |
Output Type | TTL |
Package Group | SSOP TSSOP |
Package Size: mm2:W x L (PKG) | 48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP) 48SSOP: 164 mm2: 10.35 x 15.88(SSOP) |
Rating | Catalog |
Schmitt Trigger | No |
Technology Family | LVT |
VCC(Max)(V) | 3.6 |
VCC(Min)(V) | 2.7 |
Voltage(Nom)(V) | 3.3 |
tpd @ Nom Voltage(Max)(ns) | 4.5 |
Öko-Plan
RoHS | Not Compliant |
Pb Free | No |
Anwendungshinweise
- LVT Family Characteristics (Rev. A)PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed. - Bus-Hold CircuitPDF, 418 Kb, Datei veröffentlicht: Feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
Modellreihe
Serie: SN74LVTH16374 (7)
Herstellerklassifikation
- Semiconductors > Logic > Flip-Flop/Latch/Register > D-Type Flip-Flop