Datasheet Texas Instruments SN74LVTH16374 — Datenblatt

HerstellerTexas Instruments
SerieSN74LVTH16374
Datasheet Texas Instruments SN74LVTH16374

3,3-V-ABT-16-Bit-Flip-Flops vom Typ D-Typ mit 3-Zustands-Ausgängen

Datenblätter

3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs datasheet
PDF, 766 Kb, Revision: R, Datei veröffentlicht: Aug 23, 2007
Auszug aus dem Dokument

Preise

Status

74LVTH16374DLRG4SN74LVTH16374DGGRSN74LVTH16374DLSN74LVTH16374DLG4SN74LVTH16374DLRSN74LVTH16374GQLRSN74LVTH16374GRDR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Obsolete (Manufacturer has discontinued the production of the device)Obsolete (Manufacturer has discontinued the production of the device)
Manufacture's Sample AvailabilityNoNoNoNoNoNoNo

Verpackung

74LVTH16374DLRG4SN74LVTH16374DGGRSN74LVTH16374DLSN74LVTH16374DLG4SN74LVTH16374DLRSN74LVTH16374GQLRSN74LVTH16374GRDR
N1234567
Pin48484848485654
Package TypeDLDGGDLDLDLGQLGRD
Industry STD TermSSOPTSSOPSSOPSSOPSSOPBGA MICROSTAR JUNIORBGA MICROSTAR JUNIOR
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PBGA-NR-PBGA-N
Package QTY1000200025251000
CarrierLARGE T&RLARGE T&RTUBETUBELARGE T&R
Device MarkingLVTH16374LVTH16374LVTH16374LVTH16374LVTH16374LL374
Width (mm)7.496.17.497.497.494.55.5
Length (mm)15.8812.515.8815.8815.8878
Thickness (mm)2.591.152.592.592.59.75.8
Pitch (mm).635.5.635.635.635.65.8
Max Height (mm)2.791.22.792.792.7911.2
Mechanical DataHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladen

Parameter

Parameters / Models74LVTH16374DLRG4
74LVTH16374DLRG4
SN74LVTH16374DGGR
SN74LVTH16374DGGR
SN74LVTH16374DL
SN74LVTH16374DL
SN74LVTH16374DLG4
SN74LVTH16374DLG4
SN74LVTH16374DLR
SN74LVTH16374DLR
SN74LVTH16374GQLR
SN74LVTH16374GQLR
SN74LVTH16374GRDR
SN74LVTH16374GRDR
3-State OutputYesYesYesYesYesYesYes
Approx. Price (US$)0.52 | 1ku0.52 | 1ku
Bits1616161616
Bits(#)1616
F @ Nom Voltage(Max), Mhz160160160160160
F @ Nom Voltage(Max)(Mhz)160160
ICC @ Nom Voltage(Max), mA55555
ICC @ Nom Voltage(Max)(mA)55
Input TypeTTLTTL
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA64/-3264/-3264/-3264/-3264/-32
Output Drive (IOL/IOH)(Max)(mA)64/-3264/-32
Output TypeTTLTTL
Package GroupSSOPTSSOPSSOPSSOPSSOPSSOP
TSSOP
SSOP
TSSOP
Package Size: mm2:W x L, PKG48SSOP: 164 mm2: 10.35 x 15.88(SSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48SSOP: 164 mm2: 10.35 x 15.88(SSOP)48SSOP: 164 mm2: 10.35 x 15.88(SSOP)48SSOP: 164 mm2: 10.35 x 15.88(SSOP)
Package Size: mm2:W x L (PKG)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)
48SSOP: 164 mm2: 10.35 x 15.88(SSOP)
48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)
48SSOP: 164 mm2: 10.35 x 15.88(SSOP)
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNoNo
Technology FamilyLVTLVTLVTLVTLVTLVTLVT
VCC(Max), V3.63.63.63.63.6
VCC(Max)(V)3.63.6
VCC(Min), V2.72.72.72.72.7
VCC(Min)(V)2.72.7
Voltage(Nom), V3.33.33.33.33.3
Voltage(Nom)(V)3.33.3
tpd @ Nom Voltage(Max), ns4.54.54.54.54.5
tpd @ Nom Voltage(Max)(ns)4.54.5

Öko-Plan

74LVTH16374DLRG4SN74LVTH16374DGGRSN74LVTH16374DLSN74LVTH16374DLG4SN74LVTH16374DLRSN74LVTH16374GQLRSN74LVTH16374GRDR
RoHSCompliantCompliantCompliantCompliantCompliantNot CompliantNot Compliant
Pb FreeNoNo

Anwendungshinweise

  • LVT Family Characteristics (Rev. A)
    PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
    To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
  • LVT-to-LVTH Conversion
    PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
    Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
  • Bus-Hold Circuit
    PDF, 418 Kb, Datei veröffentlicht: Feb 5, 2001
    When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revision: B, Datei veröffentlicht: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
    PDF, 105 Kb, Revision: A, Datei veröffentlicht: Aug 1, 1997
    The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors? approaches and discussi
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, Datei veröffentlicht: May 1, 1996
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, Datei veröffentlicht: May 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
  • Live Insertion
    PDF, 150 Kb, Datei veröffentlicht: Oct 1, 1996
    Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance and repair. To avoid damaging components additional circuitry modifications are necessary. This document describes in detail the phenomena tha
  • Input and Output Characteristics of Digital Integrated Circuits
    PDF, 1.7 Mb, Datei veröffentlicht: Oct 1, 1996
    This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding the characteristics of the components. This knowledge is particularly useful when for example a decision must be made as to which circuit shou
  • Power-Up Behavior of Clocked Devices (Rev. A)
    PDF, 34 Kb, Revision: A, Datei veröffentlicht: Feb 6, 2015

Modellreihe

Herstellerklassifikation

  • Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop