Datasheet OPA186 (Texas Instruments) - 4
| Hersteller | Texas Instruments |
| Beschreibung | Single, 24-V, low-power (90 μA) 5-μV-offset zero-drift op amp with rail-to-rail input and o |
| Seiten / Seite | 49 / 4 — OPA186, OP. A2186, OP. A4186. www.ti.com. Figure 5-4. OPA4186: D Package, … |
| Dateiformat / Größe | PDF / 2.6 Mb |
| Dokumentensprache | Englisch |
OPA186, OP. A2186, OP. A4186. www.ti.com. Figure 5-4. OPA4186: D Package, 14-Pin SOIC (Top View)
Modelllinie für dieses Datenblatt
Textversion des Dokuments
OPA186, OP A2186, OP A4186
SBOS968C – JUNE 2022 – REVISED JULY 2023
www.ti.com
OUT A 1 14 OUT D 2 ±IN A 13 ±IN D +IN A 3 12 +IN D V+ 4 11 V± +IN B 5 10 +IN C 6 ±IN B 9 ±IN C OUT B 7 8 OUT C Not to scale
Figure 5-4. OPA4186: D Package, 14-Pin SOIC (Top View) Table 5-3. Pin Functions: OPA4186 PIN TYPE DESCRIPTION NAME NO.
–IN A 2 Input Inverting input channel A +IN A 3 Input Noninverting input channel A –IN B 6 Input Inverting input channel B +IN B 5 Input Noninverting input channel B –IN C 9 Input Inverting input channel C +IN C 10 Input Noninverting input channel C –IN D 13 Input Inverting input channel D +IN D 12 Input Noninverting input channel D OUT A 1 Output Output channel A OUT B 7 Output Output channel B OUT C 8 Output Output channel C OUT D 14 Output Output channel D V– 11 Power Negative supply V+ 4 Power Positive supply 4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: OPA186 OPA2186 OPA4186 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information: OPA186 6.5 Thermal Information: OPA2186 6.6 Thermal Information: OPA4186 6.7 Electrical Characteristics 6.8 Typical Characteristics 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Rail-to-Rail Inputs 7.3.2 Phase-Reversal Protection 7.3.3 Input Bias Current Clock Feedthrough 7.3.4 EMI Rejection 7.3.4.1 EMIRR +IN Test Configuration 7.3.5 Electrical Overstress 7.3.6 MUX-Friendly Inputs 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application Information 8.1.1 Basic Noise Calculations 8.2 Typical Applications 8.2.1 High-Side Current Sensing 8.2.1.1 Design Requirements 8.2.1.2 Detailed Design Procedure 8.2.1.3 Application Curve 8.2.2 Bridge Amplifier 8.3 Power Supply Recommendations 8.4 Layout 8.4.1 Layout Guidelines 8.4.2 Layout Example 9 Device and Documentation Support 9.1 Device Support 9.1.1 Development Support 9.1.1.1 PSpice® for TI 9.1.1.2 TINA-TI™ Simulation Software (Free Download) 9.2 Documentation Support 9.2.1 Related Documentation 9.3 Receiving Notification of Documentation Updates 9.4 Support Resources 9.5 Trademarks 9.6 Electrostatic Discharge Caution 9.7 Glossary 10 Mechanical, Packaging, and Orderable Information
SBOS968C – JUNE 2022 – REVISED JULY 2023
www.ti.com
OUT A 1 14 OUT D 2 ±IN A 13 ±IN D +IN A 3 12 +IN D V+ 4 11 V± +IN B 5 10 +IN C 6 ±IN B 9 ±IN C OUT B 7 8 OUT C Not to scale
Figure 5-4. OPA4186: D Package, 14-Pin SOIC (Top View) Table 5-3. Pin Functions: OPA4186 PIN TYPE DESCRIPTION NAME NO.
–IN A 2 Input Inverting input channel A +IN A 3 Input Noninverting input channel A –IN B 6 Input Inverting input channel B +IN B 5 Input Noninverting input channel B –IN C 9 Input Inverting input channel C +IN C 10 Input Noninverting input channel C –IN D 13 Input Inverting input channel D +IN D 12 Input Noninverting input channel D OUT A 1 Output Output channel A OUT B 7 Output Output channel B OUT C 8 Output Output channel C OUT D 14 Output Output channel D V– 11 Power Negative supply V+ 4 Power Positive supply 4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: OPA186 OPA2186 OPA4186 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information: OPA186 6.5 Thermal Information: OPA2186 6.6 Thermal Information: OPA4186 6.7 Electrical Characteristics 6.8 Typical Characteristics 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Rail-to-Rail Inputs 7.3.2 Phase-Reversal Protection 7.3.3 Input Bias Current Clock Feedthrough 7.3.4 EMI Rejection 7.3.4.1 EMIRR +IN Test Configuration 7.3.5 Electrical Overstress 7.3.6 MUX-Friendly Inputs 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application Information 8.1.1 Basic Noise Calculations 8.2 Typical Applications 8.2.1 High-Side Current Sensing 8.2.1.1 Design Requirements 8.2.1.2 Detailed Design Procedure 8.2.1.3 Application Curve 8.2.2 Bridge Amplifier 8.3 Power Supply Recommendations 8.4 Layout 8.4.1 Layout Guidelines 8.4.2 Layout Example 9 Device and Documentation Support 9.1 Device Support 9.1.1 Development Support 9.1.1.1 PSpice® for TI 9.1.1.2 TINA-TI™ Simulation Software (Free Download) 9.2 Documentation Support 9.2.1 Related Documentation 9.3 Receiving Notification of Documentation Updates 9.4 Support Resources 9.5 Trademarks 9.6 Electrostatic Discharge Caution 9.7 Glossary 10 Mechanical, Packaging, and Orderable Information