Datasheet MAX17270, MAX17271 (Maxim) - 27
| Hersteller | Maxim |
| Beschreibung | nanoPower Triple-Output, Single-Inductor, Multiple-Output (SIMO) Buck-Boost Regulator |
| Seiten / Seite | 37 / 27 — Register Map. ADDRESS. NAME. MSB. LSB. REGISTER MAP. Register Details … |
| Dateiformat / Größe | PDF / 2.0 Mb |
| Dokumentensprache | Englisch |
Register Map. ADDRESS. NAME. MSB. LSB. REGISTER MAP. Register Details GLBL_CNFG (0x09). BIT. Field. Reset. Access Type. BITFIELD. BITS
Modelllinie für dieses Datenblatt
Textversion des Dokuments
MAX17270/MAX17271 nanoPower Triple-Output, Single-Inductor, Multiple-Output (SIMO) Buck-Boost Regulator
Register Map ADDRESS NAME MSB LSB REGISTER MAP
0x09 GLBL_CNFG[7:0] – – SWR DRV[1:0] TIDL[1:0] BIAS OFF 0x10 GLBL_INT[7:0] ON – OVLO VOKB POKB3 POKB2 POKB1 THI 0x11 GLBL_INTM[7:0] ONM – OVLOM VOKM POKB3M POKB2M POKB1M THIM 0x29 CNFG_BB1_A[7:0] TVSIMO1[7:0] 0x2A CNFG_BB1_B[7:0] ILIM[1:0] ADE ENCTL[4:0] 0x2B CNFG_BB2_A[7:0] TVSIMO2[7:0] 0x2C CNFG_BB2_B[7:0] ILIM[1:0] ADE ENCTL[4:0] 0x2D CNFG_BB3_A[7:0] TVSIMO3[7:0] 0x2E CNFG_BB3_B[7:0] ILIM[1:0] ADE ENCTL[4:0]
Register Details GLBL_CNFG (0x09) BIT 7 6 5 4 3 2 1 0 Field
– – SWR DRV[1:0] TIDL[1:0] BIAS OFF
Reset
– – OTP OTP OTP OTP
Access Type
– – Write, Read Write, Read Write, Read Write, Read
BITFIELD BITS DESCRIPTION DECODE
SWR 5 Software Auto-Restart Enable 0x0: Disable Auto-Restart (default) 0x1: Enable Auto-Restart 0x0: Slowest transition time (best for EMI) 0x1: A little faster than 0x0 DRV 4:3 SIMO Drive Strength Setting 0x2: A little faster than 0x1 0x3: Fastest transition time (best for efficiency) (default) 0x0: 24µs (default) TIDL 2:1 Maximum Idle Time Between Pulses When 0x1: 49µs VOUT < VOV. 0x2: 70µs 0x3: 98µs BIAS OFF 0 Internal BIAS Disable 0x0: Turn on internal BIAS (default) 0x1: Turn off internal BIAS www.maximintegrated.com Maxim Integrated │ 27
Register Map ADDRESS NAME MSB LSB REGISTER MAP
0x09 GLBL_CNFG[7:0] – – SWR DRV[1:0] TIDL[1:0] BIAS OFF 0x10 GLBL_INT[7:0] ON – OVLO VOKB POKB3 POKB2 POKB1 THI 0x11 GLBL_INTM[7:0] ONM – OVLOM VOKM POKB3M POKB2M POKB1M THIM 0x29 CNFG_BB1_A[7:0] TVSIMO1[7:0] 0x2A CNFG_BB1_B[7:0] ILIM[1:0] ADE ENCTL[4:0] 0x2B CNFG_BB2_A[7:0] TVSIMO2[7:0] 0x2C CNFG_BB2_B[7:0] ILIM[1:0] ADE ENCTL[4:0] 0x2D CNFG_BB3_A[7:0] TVSIMO3[7:0] 0x2E CNFG_BB3_B[7:0] ILIM[1:0] ADE ENCTL[4:0]
Register Details GLBL_CNFG (0x09) BIT 7 6 5 4 3 2 1 0 Field
– – SWR DRV[1:0] TIDL[1:0] BIAS OFF
Reset
– – OTP OTP OTP OTP
Access Type
– – Write, Read Write, Read Write, Read Write, Read
BITFIELD BITS DESCRIPTION DECODE
SWR 5 Software Auto-Restart Enable 0x0: Disable Auto-Restart (default) 0x1: Enable Auto-Restart 0x0: Slowest transition time (best for EMI) 0x1: A little faster than 0x0 DRV 4:3 SIMO Drive Strength Setting 0x2: A little faster than 0x1 0x3: Fastest transition time (best for efficiency) (default) 0x0: 24µs (default) TIDL 2:1 Maximum Idle Time Between Pulses When 0x1: 49µs VOUT < VOV. 0x2: 70µs 0x3: 98µs BIAS OFF 0 Internal BIAS Disable 0x0: Turn on internal BIAS (default) 0x1: Turn off internal BIAS www.maximintegrated.com Maxim Integrated │ 27