Datasheet Texas Instruments SN74ALVC00-EP — Datenblatt

HerstellerTexas Instruments
SerieSN74ALVC00-EP
Datasheet Texas Instruments SN74ALVC00-EP

Erweitertes Produkt Vierfaches Positiv-Nand-Gate mit 2 Eingängen

Datenblätter

SN74ALVC00-EP datasheet
PDF, 345 Kb, Revision: A, Datei veröffentlicht: May 20, 2004
Auszug aus dem Dokument

Preise

Status

SN74ALVC00IDREPV62/04685-01XE
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNo

Verpackung

SN74ALVC00IDREPV62/04685-01XE
N12
Pin1414
Package TypeDD
Industry STD TermSOICSOIC
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY25002500
CarrierLARGE T&RLARGE T&R
Device MarkingALVC00IEPALVC00IEP
Width (mm)3.913.91
Length (mm)8.658.65
Thickness (mm)1.581.58
Pitch (mm)1.271.27
Max Height (mm)1.751.75
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsSN74ALVC00IDREP
SN74ALVC00IDREP
V62/04685-01XE
V62/04685-01XE
Bits44
F @ Nom Voltage(Max), Mhz100100
ICC @ Nom Voltage(Max), mA0.010.01
Input TypeTTLTTL
Operating Temperature Range, C-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA24/-2424/-24
Output TypeTTLTTL
Package GroupSOICSOIC
Package Size: mm2:W x L, PKG14SOIC: 52 mm2: 6 x 8.65(SOIC)14SOIC: 52 mm2: 6 x 8.65(SOIC)
RatingHiRel Enhanced ProductHiRel Enhanced Product
Schmitt TriggerNoNo
Technology FamilyALVCALVC
VCC(Max), V3.63.6
VCC(Min), V1.651.65
tpd @ Nom Voltage(Max), ns4.4,2.8,3.2,34.4,2.8,3.2,3

Öko-Plan

SN74ALVC00IDREPV62/04685-01XE
RoHSCompliantCompliant

Anwendungshinweise

  • Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
    PDF, 154 Kb, Revision: A, Datei veröffentlicht: Sep 8, 1999
    In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
  • TI SN74ALVC16835 Component Specification Analysis for PC100
    PDF, 43 Kb, Datei veröffentlicht: Aug 3, 1998
    The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T
  • Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)
    PDF, 96 Kb, Revision: A, Datei veröffentlicht: May 13, 1998
    Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revision: B, Datei veröffentlicht: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, Datei veröffentlicht: May 1, 1996

Modellreihe

Serie: SN74ALVC00-EP (2)

Herstellerklassifikation

  • Semiconductors> Space & High Reliability> Logic Products> Gate Products