Datasheet Texas Instruments CD74AC280MG4 — Datenblatt
| Hersteller | Texas Instruments |
| Serie | CD74AC280 |
| Artikelnummer | CD74AC280MG4 |
9-Bit-Generator / Prüfer für ungerade / gerade Parität 14-SOIC -55 bis 125
Datenblätter
9-Bit Odd/Even Parity Generator/Checker datasheet
PDF, 706 Kb, Revision: A, Datei veröffentlicht: May 17, 2000
Auszug aus dem Dokument
Preise
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Verpackung
| Pin | 14 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 50 |
| Carrier | TUBE |
| Device Marking | AC280M |
| Width (mm) | 3.91 |
| Length (mm) | 8.65 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | Herunterladen |
Parameter
| Bits | 2 |
| F @ Nom Voltage(Max) | 100 Mhz |
| Function | Parity |
| ICC @ Nom Voltage(Max) | 0.08 mA |
| Operating Temperature Range | -55 to 125 C |
| Output Drive (IOL/IOH)(Max) | 75/-75 mA |
| Package Group | SOIC |
| Package Size: mm2:W x L | 14SOIC: 52 mm2: 6 x 8.65(SOIC) PKG |
| Rating | Catalog |
| Technology Family | AC |
| Type | Other |
| VCC(Max) | 5.5 V |
| VCC(Min) | 1.5 V |
| Voltage(Nom) | 5 V |
| tpd @ Nom Voltage(Max) | 19.1 ns |
Öko-Plan
| RoHS | Compliant |
Anwendungshinweise
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple VccPDF, 43 Kb, Datei veröffentlicht: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren
Modellreihe
Serie: CD74AC280 (5)
- CD74AC280E CD74AC280M CD74AC280M96 CD74AC280M96G4 CD74AC280MG4
Herstellerklassifikation
- Semiconductors > Logic > Specialty Logic > Counter/Arithmetic/Parity Function