Datasheet Texas Instruments 66AK2E02ABDA4 — Datenblatt

HerstellerTexas Instruments
Serie66AK2E02
Artikelnummer66AK2E02ABDA4
Datasheet Texas Instruments 66AK2E02ABDA4

Multicore DSP + ARM KeyStone II System-on-Chip (SoC) 1089-FCBGA -40 bis 100

Datenblätter

66AK2E05/02 Multicore DSP+ARM KeyStone II System-on-Chip (SoC) datasheet
PDF, 2.0 Mb, Revision: D, Datei veröffentlicht: Mar 11, 2015
Auszug aus dem Dokument

Anwendungshinweise

  • Power Consumption Summary for K2E System-on-Chip (SoC) Device Family
    PDF, 65 Kb, Datei veröffentlicht: Jun 14, 2017
    This application report discusses estimating the power consumption of Texas Instruments' K2Ex Digital Signal Processors (DSP) using a provided device-specific power spreadsheet. It should be noted that the power model is applicable for all silicon revisions.
  • Clocking Spreadsheet for K2E Device Family
    PDF, 22 Kb, Datei veröffentlicht: Jan 26, 2017
    This document discusses the internal clocking architecture of Texas Instruments K2Ex Digital Signal Processors (DSP) using a provided clocking spreadsheet.The 66AK2Ex and AM5K2Ex devices have similar internal clocking architecture and peripherals except the corepac. The 66AK2Ex devices have both DSP corepac and ARM corepac, whereas, the AM5K2Ex devices have ARM corepac only.Use the K
  • Keystone EDMA FAQ
    PDF, 1.3 Mb, Datei veröffentlicht: Sep 1, 2016
    This document is a collection of frequently asked questions (FAQs) on enhanced direct memory access (EDMA) on KeyStoneв„ў I (KS1) and KeyStone II (KS2) devices, along with useful collateral and software reference links.
  • Keystone NDK FAQ
    PDF, 54 Kb, Datei veröffentlicht: Oct 3, 2016
    This document is a collection of frequently asked questions (FAQ) on running the NDK examples on the KeyStoneв„ў family of devices.
  • Keystone II DDR3 Initialization
    PDF, 73 Kb, Datei veröffentlicht: Jan 26, 2015
    This application report provides a step-to-step initialization guide for the Keystone II device DDR3 SDRAM controller.
  • Throughput Performance Guide for KeyStone II Devices (Rev. B)
    PDF, 866 Kb, Revision: B, Datei veröffentlicht: Dec 22, 2015
    This application report analyzes various performance measurements of the KeyStone II family of processors. It provides a throughput analysis of the various support peripherals to different end-points and memory access.
  • Keystone II DDR3 Debug Guide
    PDF, 143 Kb, Datei veröffentlicht: Oct 16, 2015
    This guide provides tools for use when debugging a failing DDR3 interface on a KeyStone II device.
  • Power Management of KS2 Device (Rev. C)
    PDF, 61 Kb, Revision: C, Datei veröffentlicht: Jul 15, 2016
    This application report lists the steps to enable Class 0 Temperature Compensation (Class 0 TC) mode of SmartReflexв„ў Subsystem (SRSS) module available on such devices.
  • Hardware Design Guide for KeyStone II Devices
    PDF, 1.8 Mb, Datei veröffentlicht: Mar 24, 2014
  • SERDES Link Commissioning on KeyStone I and II Devices
    PDF, 138 Kb, Datei veröffentlicht: Apr 13, 2016
    The serializer-deserializer (SerDes) performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. This application report explains the SerDes transmit and receive parameters tuning, tools and some debug techniques for TI Keystone I and Keystone II devices.
  • PCIe Use Cases for KeyStone Devices
    PDF, 320 Kb, Datei veröffentlicht: Dec 13, 2011
  • The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)
    PDF, 20 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
    The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROM
  • Clocking Design Guide for KeyStone Devices
    PDF, 1.5 Mb, Datei veröffentlicht: Nov 9, 2010
  • Optimizing Loops on the C66x DSP
    PDF, 585 Kb, Datei veröffentlicht: Nov 9, 2010
  • DDR3 Design Requirements for KeyStone Devices (Rev. B)
    PDF, 582 Kb, Revision: B, Datei veröffentlicht: Jun 5, 2014
  • Multicore Programming Guide (Rev. B)
    PDF, 1.8 Mb, Revision: B, Datei veröffentlicht: Aug 29, 2012
    As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicore
  • TI DSP Benchmarking
    PDF, 62 Kb, Datei veröffentlicht: Jan 13, 2016
    This application report provides benchmarks for the C674x DSP core, the C66x DSP core and the ARMВ®CortexВ®-A15 core. This document also shows how to reproduce these benchmarks on specific hardware platforms.

Modellreihe

Serie: 66AK2E02 (1)
  • 66AK2E02ABDA4

Herstellerklassifikation

  • Semiconductors > Processors > Digital Signal Processors > C6000 DSP + ARM Processors > 66AK2x