Datasheet Texas Instruments SN74LVT125PWLE — Datenblatt

3,3-V-ABT-Vierfachbuspuffer mit 3-Zustands-Ausgängen 14-TSSOP -40 bis 85

Datenblätter

PDF, 673 Kb, Revision: F, Datei veröffentlicht: Oct 13, 2003

Auszug aus dem Dokument

Lifecycle Status	Obsolete (Manufacturer has discontinued the production of the device)
Manufacture's Sample Availability	No

Replacement	SN74LVT125PWR
Replacement Code	S

Approx. Price (US$)	0.52 \| 1ku
Bits(#)	4
F @ Nom Voltage(Max)(Mhz)	100
ICC @ Nom Voltage(Max)(mA)	0.007
Input Type	TTL/CMOS
Operating Temperature Range(C)	-40 to 85
Output Drive (IOL/IOH)(Max)(mA)	-32/64
Output Type	LVTTL
Package Group	TSSOP
Package Size: mm2:W x L (PKG)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)
Rating	Catalog
Schmitt Trigger	No
Technology Family	LVT
VCC(Max)(V)	3.6
VCC(Min)(V)	2.7
Voltage(Nom)(V)	3.3
tpd @ Nom Voltage(Max)(ns)	4

RoHS	Not Compliant
Pb Free	No

Herunterladen
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Herunterladen
LVT-to-LVTH Conversion
PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Serie: SN74LVT125 (13)

Semiconductors > Logic > Buffer/Driver/Transceiver > Non-Inverting Buffer/Driver