Datasheet ADG1221, ADG1222, ADG1223 (Analog Devices) - 4

HerstellerAnalog Devices
BeschreibungLow Capacitance, Low Charge Injection, ±15 V/+12 V iCMOS Dual SPST Switches
Seiten / Seite16 / 4 — ADG1221/ADG1222/ADG1223. Data Sheet. Temperature. Parameter. 25°C. –40°C …
RevisionB
Dateiformat / GrößePDF / 451 Kb
DokumentenspracheEnglisch

ADG1221/ADG1222/ADG1223. Data Sheet. Temperature. Parameter. 25°C. –40°C to +85°C. –40°C to +125°C. Unit. Test Conditions/Comments

ADG1221/ADG1222/ADG1223 Data Sheet Temperature Parameter 25°C –40°C to +85°C –40°C to +125°C Unit Test Conditions/Comments

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 14 link to page 14 link to page 13 link to page 13
ADG1221/ADG1222/ADG1223 Data Sheet Temperature Parameter 25°C –40°C to +85°C –40°C to +125°C Unit Test Conditions/Comments
Channel-to-Channel 90 dB typ RL = 50 Ω, CL = 1 pF, f = 1 MHz Crosstalk (see Figure 30) Total Harmonic 0.15 % typ RL = 10 kΩ, 5 V rms, f = 20 Hz to 20 kHz Distortion + Noise, THD + N –3 dB Bandwidth 960 MHz typ RL = 50 Ω, CL = 1 pF (see Figure 31) CS (Off ) VS = 0 V, f = 1 MHz 1.7 pF typ 2.2 pF max CD (Off ) VS = 0 V, f = 1 MHz 1.7 pF typ 2.2 pF max CD, CS (On) VS = 0 V, f = 1 MHz 3 pF typ 4 pF max POWER REQUIREMENTS VDD = +16.5 V, VSS = –16.5 V IDD 0.001 μA typ Digital inputs = 0 V or VDD 1.0 μA max Digital inputs = 0 V or VDD 140 μA typ Digital inputs = 5 V 190 μA max Digital inputs = 5 V ISS Digital inputs = 0 V, 5 V, or VDD 0.001 μA typ 1.0 μA max VDD/VSS ±5/±16.5 V min/max GND = 0 V 1 Guaranteed by design, not subject to production test.
SINGLE SUPPLY
VDD = 12 V ± 10%, VSS = 0 V, GND = 0 V, unless otherwise noted.
Table 2. Temperature Parameter 25°C –40°C to +85°C –40°C to +125°C Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range 0 V to VDD V On Resistance, RON VDD = 10.8 V, VSS = 0 V, VS = 0 V to 10 V, IS = –1 mA (see Figure 23) 300 Ω typ 475 567 625 Ω max On Resistance Match VS = 0 V to 10 V, IS = –1 mA Between Channels, ∆RON 4.5 Ω typ 16 26 27 Ω max On Resistance Flatness, RFLAT(ON) 60 Ω typ VS = 3 V/6 V/9 V, IS = –1 mA LEAKAGE CURRENTS VDD = 13.2 V, VSS = 0 V Source Off Leakage, IS (Off ) VS = 1 V/10 V, VD = 10 V/1 V (see Figure 24) ±0.002 nA typ ±0.1 ±0.6 ±1 nA max Rev. B | Page 4 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE