Datasheet PMG1-S2 (Infineon) - 25

HerstellerInfineon
BeschreibungPower Delivery Microcontroller Gen1
Seiten / Seite34 / 25 — PMG1-S2 Datasheet. Table 28. CSA Specifications. Spec ID. Parameter. …
Dateiformat / GrößePDF / 583 Kb
DokumentenspracheEnglisch

PMG1-S2 Datasheet. Table 28. CSA Specifications. Spec ID. Parameter. Description. Min. Typ. Max. Units Details/Conditions

PMG1-S2 Datasheet Table 28 CSA Specifications Spec ID Parameter Description Min Typ Max Units Details/Conditions

Modelllinie für dieses Datenblatt

Textversion des Dokuments

PMG1-S2 Datasheet Table 28. CSA Specifications Spec ID Parameter Description Min Typ Max Units Details/Conditions
SID.CSA.1 Out_E_Trim_15_DS Overall Error at Av = 15 using deep sleep reference –7.00 – 7.00 % Guaranteed by characterization. SID.CSA.2 Out_E_Trim_15_BG Overall Error at Av = 15 using bandgap reference –4.50 – 4.50 % Guaranteed by characterization. SID.CSA.3 Out_E_Trim_100 Overall Error at Av = 100 using either bandgap or deep sleep reference –24.50 – 24.50 % –
Table 29. UV/OV Specifications Spec ID Parameter Description Min Typ Max Units Details/Conditions
SID.UVOV.1 V Voltage threshold Accuracy, THUVOV1 VBUS  16 V –6 6 % Tested at VBUS = 3.75 V, 4.5 V, 5.25 V, 12 V, 16 V SID.UVOV.2 V Voltage threshold Accuracy, THUVOV2 VBUS  16 V –10 10 % Tested at VBUS = 20 V Gate Driver Specifications
Table 30. Gate Driver DC Specifications Spec ID Parameter Description Min Typ Max Units Details/Conditions
1. Gate driver Supply Voltage  5V, where Gate driver supply voltage = VBUS _P for VBUS_P_CTRL_ outputs, and VBUS_C DC.NGDO.1 VGS1 Gate to Source 5 – 16.5 V for VBUS_C_CTRL_ outputs. Overdrive 2. Gate driver current = 0 3. Gate driver configuration = NFET 4. Gate driver pump clock divider = 1 1. Gate driver Supply Voltage  3.75V, where Gate driver supply voltage = VBUS _P for VBUS_P_CTRL_ outputs, and VBUS_C DC.NGDO.2 VGS2 Gate to Source 3.75 – 16.5 V for VBUS_C_CTRL_ outputs. Overdrive 2. Gate driver current = 0 3. Gate driver configuration = NFET 4. Gate driver pump clock divider = 1 Resistance when “pull DC.NGDO.6 RPD down” enabled – – 5 kΩ – Document Number: 002-31598 Rev. *B Page 24 of 33 Document Outline PMG1-S2 Datasheet Power Delivery Microcontroller Gen1 PMG1 Family General Description PMG1-S2 General Description Features Type-C and USB-PD Support 32-bit MCU Subsystem Integrated Digital Blocks Clocks and Oscillators Power System-Level ESD Protection Packages Block Diagram Contents Development Support Documentation Online Tools ModusToolbox™ IDE and the PMG1 SDK Functional Overview CPU and Memory Subsystem Crypto Block Integrated Billboard Device USB-PD Subsystem (USBPD SS) Full-Speed USB Subsystem Peripherals GPIO Power Systems Overview Pinouts Application Diagrams Electrical Specifications Absolute Maximum Ratings Device-Level Specifications Digital Peripherals System Resources Ordering Information Ordering Code Definitions Packaging Acronyms Document Conventions Units of Measure Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC® Solutions Cypress Developer Community Technical Support