Datasheet LM73100 (Texas Instruments) - 16
| Hersteller | Texas Instruments |
| Beschreibung | 2.7 -23 V, 5.5 A Integrated Ideal Diode with Input Reverse Polarity and Overvoltage Protection |
| Seiten / Seite | 52 / 16 — LM7310. www.ti.com. 7.2 Functional Block Diagram. LM73100 |
| Dateiformat / Größe | PDF / 5.1 Mb |
| Dokumentensprache | Englisch |
LM7310. www.ti.com. 7.2 Functional Block Diagram. LM73100
Modelllinie für dieses Datenblatt
Textversion des Dokuments
LM7310
SNOSDC0A – OCTOBER 2020 – REVISED DECEMBER 2020
www.ti.com 7.2 Functional Block Diagram LM73100
FFT + - + - 16.4 mV 350 mV Temp Sense & Overtemperature TSD protection 5 6 IN OUT INRUSH_ DONE BFET HFET IRPP CP 7 DVDT 2.8 V 2.3 A + + - UVPb 2.53 V9 - 181 A/A GHI 2.42 V; RCB - 9 IMON OVLO 2 OVLOb 1.2 V9 + BFET Control HFET Control 1.09 V; + 1 EN/UVLO UVLOb 1.2 V9 - 1.09 V; SWEN INRUSH_DONE - SD + 0.74 V PG_int INRUSH_DONE SD UVPb R /Q RCB 10 PG_int TSD FLT S Q PG_int 8 GND R S - + Q /Q GHI FFT 1.2 V9 1.09 V; 3 4 PG PGTH 16 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: LM7310 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Timing Requirements 6.7 Switching Characteristics 6.8 Typical Characteristics 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Input Reverse Polarity Protection 7.3.2 Undervoltage Protection (UVLO & UVP) 7.3.3 Overvoltage Lockout (OVLO) 7.3.4 Inrush Current control and Fast-trip 7.3.4.1 Slew Rate (dVdt) and Inrush Current Control 7.3.4.2 Fast-Trip During Steady State 7.3.5 Analog Load Current Monitor Output 7.3.6 Reverse Current Protection 7.3.7 Overtemperature Protection (OTP) 7.3.8 Fault Response 7.3.9 Power Good Indication (PG) 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application Information 8.2 Single Device, Self-Controlled 8.2.1 Typical Application 8.2.1.1 Design Requirements 8.2.1.2 Detailed Design Procedure 8.2.1.2.1 Setting Undervoltage and Overvoltage Thresholds 8.2.1.2.2 Setting Output Voltage Rise Time (tR) 8.2.1.2.3 Setting Power Good Assertion Threshold 8.2.1.2.4 Setting Analog Current Monitor Voltage (IMON) Range 8.2.1.3 Application Curves 8.3 Active ORing 8.4 Priority Power MUXing 8.5 USB PD Port Protection 8.6 Parallel Operation 9 Power Supply Recommendations 9.1 Transient Protection 10 Layout 10.1 Layout Guidelines 10.2 Layout Example 11 Device and Documentation Support 11.1 Documentation Support 11.1.1 Related Documentation 11.2 Receiving Notification of Documentation Updates 11.3 Support Resources 11.4 Trademarks 11.5 Electrostatic Discharge Caution 11.6 Glossary 12 Mechanical, Packaging, and Orderable Information
SNOSDC0A – OCTOBER 2020 – REVISED DECEMBER 2020
www.ti.com 7.2 Functional Block Diagram LM73100
FFT + - + - 16.4 mV 350 mV Temp Sense & Overtemperature TSD protection 5 6 IN OUT INRUSH_ DONE BFET HFET IRPP CP 7 DVDT 2.8 V 2.3 A + + - UVPb 2.53 V9 - 181 A/A GHI 2.42 V; RCB - 9 IMON OVLO 2 OVLOb 1.2 V9 + BFET Control HFET Control 1.09 V; + 1 EN/UVLO UVLOb 1.2 V9 - 1.09 V; SWEN INRUSH_DONE - SD + 0.74 V PG_int INRUSH_DONE SD UVPb R /Q RCB 10 PG_int TSD FLT S Q PG_int 8 GND R S - + Q /Q GHI FFT 1.2 V9 1.09 V; 3 4 PG PGTH 16 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: LM7310 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Timing Requirements 6.7 Switching Characteristics 6.8 Typical Characteristics 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Input Reverse Polarity Protection 7.3.2 Undervoltage Protection (UVLO & UVP) 7.3.3 Overvoltage Lockout (OVLO) 7.3.4 Inrush Current control and Fast-trip 7.3.4.1 Slew Rate (dVdt) and Inrush Current Control 7.3.4.2 Fast-Trip During Steady State 7.3.5 Analog Load Current Monitor Output 7.3.6 Reverse Current Protection 7.3.7 Overtemperature Protection (OTP) 7.3.8 Fault Response 7.3.9 Power Good Indication (PG) 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application Information 8.2 Single Device, Self-Controlled 8.2.1 Typical Application 8.2.1.1 Design Requirements 8.2.1.2 Detailed Design Procedure 8.2.1.2.1 Setting Undervoltage and Overvoltage Thresholds 8.2.1.2.2 Setting Output Voltage Rise Time (tR) 8.2.1.2.3 Setting Power Good Assertion Threshold 8.2.1.2.4 Setting Analog Current Monitor Voltage (IMON) Range 8.2.1.3 Application Curves 8.3 Active ORing 8.4 Priority Power MUXing 8.5 USB PD Port Protection 8.6 Parallel Operation 9 Power Supply Recommendations 9.1 Transient Protection 10 Layout 10.1 Layout Guidelines 10.2 Layout Example 11 Device and Documentation Support 11.1 Documentation Support 11.1.1 Related Documentation 11.2 Receiving Notification of Documentation Updates 11.3 Support Resources 11.4 Trademarks 11.5 Electrostatic Discharge Caution 11.6 Glossary 12 Mechanical, Packaging, and Orderable Information