Datasheet ISL9122A (Renesas) - 10

HerstellerRenesas
BeschreibungUltra-Low IQ Buck-Boost Regulator with Bypass
Seiten / Seite21 / 10 — (Continued). VOUT (3.3V_OFFSET, 20mV/Div). VIN (2V/Div). IL (200mA/Div). …
Dateiformat / GrößePDF / 902 Kb
DokumentenspracheEnglisch

(Continued). VOUT (3.3V_OFFSET, 20mV/Div). VIN (2V/Div). IL (200mA/Div). LX1 (2V/Div). 400ns/Div. 1μs/Div

(Continued) VOUT (3.3V_OFFSET, 20mV/Div) VIN (2V/Div) IL (200mA/Div) LX1 (2V/Div) 400ns/Div 1μs/Div

Modelllinie für dieses Datenblatt

Textversion des Dokuments

ISL9122A 3. Typical Performance Curves VIN = VEN = 3.6V, VOUT = 3.3V, I2C pull-up voltage = VIN, L1 = 1µH, C1 = 10µF, C2 = 10µF, TA = +25°C, unless otherwise stated.
(Continued) VOUT (3.3V_OFFSET, 20mV/Div) VOUT (3.3V_OFFSET, 20mV/Div) VIN (2V/Div) VIN (2V/Div) IL (200mA/Div) IL (200mA/Div) LX1 (2V/Div) LX1 (2V/Div) 400ns/Div 1μs/Div Figure 8. Steady-State Operation in PWM: VIN = 2.0V, Figure 9. Steady-State Operation in PWM: VIN = 3.6V, VOUT = 3.3V, 200mA VOUT = 3.3V, 500mA VIN (2V/Div) VOUT (3.3V_OFFSET, 20mV/Div) VIN (2V/Div) IL (200mA/Div) VOUT (1V/Div) LX1 (2V/Div) IIN (50mA/Div) 400ns/Div 200μs/Div Figure 10. Steady-State Operation in PWM: VIN = 5.0V, Figure 11. Soft-Start: VIN = 1.8V, VSET = 5.0V, No Load VOUT = 3.3V, 500mA
FN8947 Rev.1.00 Page 10 of 20 Sep.14.20 Document Outline Features Applications Related Literature Contents 1. Overview 1.1 Block Diagram 1.2 Ordering Information 1.3 Pin Configurations 1.4 Pin Descriptions 2. Specifications 2.1 Absolute Maximum Ratings 2.2 Thermal Information 2.3 Recommended Operation Conditions 2.4 Analog Specifications 2.5 I2C Interface Timing Specifications 3. Typical Performance Curves 4. Functional Description 4.1 Enable Input 4.2 Soft Discharge 4.3 Start-Up 4.4 Overcurrent/Short-Circuit Protection 4.5 Thermal Shutdown 4.6 Buck-Boost Conversion Topology 4.7 PWM Operation 4.8 PFM Operation 4.9 Operation With VIN Close to VOUT 4.10 Forced Operating Modes 4.11 I2C Serial Interface 4.12 Protocol Conventions 4.13 Write Operation 4.14 Read Operation 4.15 Register Descriptions 4.15.1 RO_REG1 4.15.2 INTFLG_REG 4.15.3 VSET 4.15.4 CONV_CFG 4.15.5 INTFLG_MASK 5. Revision History 6. Package Outline Drawings