Datasheet ADAU1787 (Analog Devices) - 5

HerstellerAnalog Devices
BeschreibungFour ADC, Two DAC, Low Power Codec with Audio DSPs
Seiten / Seite280 / 5 — Data Sheet. ADAU1787. REVISION HISTORY. 1/2020—Rev. 0 to Rev. A. …
RevisionA
Dateiformat / GrößePDF / 1.9 Mb
DokumentenspracheEnglisch

Data Sheet. ADAU1787. REVISION HISTORY. 1/2020—Rev. 0 to Rev. A. 4/2019—Revision 0: Initial Revision

Data Sheet ADAU1787 REVISION HISTORY 1/2020—Rev 0 to Rev A 4/2019—Revision 0: Initial Revision

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 203 link to page 205 link to page 206 link to page 207 link to page 208 link to page 209 link to page 210 link to page 211 link to page 212 link to page 213 link to page 214 link to page 215 link to page 216 link to page 217 link to page 218 link to page 219 link to page 220 link to page 222 link to page 223 link to page 225 link to page 226 link to page 228 link to page 229 link to page 231 link to page 232 link to page 234 link to page 235 link to page 237 link to page 241 link to page 243 link to page 244 link to page 245 link to page 246 link to page 248 link to page 249 link to page 251 link to page 252 link to page 254 link to page 255 link to page 257 link to page 258 link to page 260 link to page 261 link to page 263 link to page 264 link to page 266 link to page 267 link to page 269 link to page 270 link to page 271 link to page 272 link to page 273 link to page 274 link to page 275 link to page 276 link to page 278 link to page 280 link to page 280 link to page 238 link to page 240
Data Sheet ADAU1787
IRQ2 Masking Registers .. 203  Serial Port 0 Output Routing Slot 15 Register .. 241  Chip Resets Register .. 205  Serial Port 1 Control 1 Register .. 243  FastDSP Current Lambda Register .. 206  Serial Port 1 Control 2 Register .. 244  Chip Status 1 Register .. 207  Serial Port 1 Output Routing Slot 0 (Left Register) .. 245  Chip Status 2 Register .. 208  Serial Port 1 Output Routing Slot 1 (Right Register) ... 246  General-Purpose Input Read 0 to Input Read 7 Register ... 209  Serial Port 1 Output Routing Slot 2 Register ... 248  General-Purpose Input Read 8 to Input Read 10 Register .. 210  Serial Port 1 Output Routing Slot 3 Register ... 249  DSP Status Register .. 210  Serial Port 1 Output Routing Slot 4 Register ... 251  IRQ1 Status 1 Register ... 211  Serial Port 1 Output Routing Slot 5 Register ... 252  IRQ1 Status 2 Register ... 212  Serial Port 1 Output Routing Slot 6 Register ... 254  IRQ1 Status 3 Register ... 213  Serial Port 1 Output Routing Slot 7 Register ... 255  IRQ2 Status 1 Register ... 214  Serial Port 1 Output Routing Slot 8 Register ... 257  IRQ2 Status 2 Register ... 215  Serial Port 1 Output Routing Slot 9 Register ... 258  IRQ2 Status 3 Register ... 216  Serial Port 1 Output Routing Slot 10 Register .. 260  Serial Port 0 Control 1 Register .. 217  Serial Port 1 Output Routing Slot 11 Register .. 261  Serial Port 0 Control 2 Register .. 218  Serial Port 1 Output Routing Slot 12 Register .. 263  Serial Port 0 Output Routing Slot 0 (Left Register) ... 219  Serial Port 1 Output Routing Slot 13 Register .. 264  Serial Port 0 Output Routing Slot 1 (Right Register) .. 220  Serial Port 1 Output Routing Slot 14 Register .. 266  Serial Port 0 Output Routing Slot 2 Register .. 222  Serial Port 1 Output Routing Slot 15 Register .. 267  Serial Port 0 Output Routing Slot 3 Register .. 223  MP12 Pin Control Register.. 269  Serial Port 0 Output Routing Slot 4 Register .. 225  SELFBOOT Pin Controls Register ... 270  Serial Port 0 Output Routing Slot 5 Register .. 226  SW_EN Pin Controls Register .. 271  Serial Port 0 Output Routing Slot 6 Register .. 228  PDM Sample Rate and Filtering Control Register ... 272  Serial Port 0 Output Routing Slot 7 Register .. 229  PDM Muting, High-Pass, and Volume Options Register .. 273  Serial Port 0 Output Routing Slot 8 Register .. 231  PDM Output Channel 0 Volume Register ... 274  Serial Port 0 Output Routing Slot 9 Register .. 232  PDM Output Channel 1 Volume Register ... 275  Serial Port 0 Output Routing Slot 10 Register .. 234  PDM Output Channel 0 Routing Register .. 276  Serial Port 0 Output Routing Slot 11 Register .. 235  PDM Output Channel 1 Routing Register .. 278  Serial Port 0 Output Routing Slot 12 Register .. 237  Outline Dimensions .. 280  Serial Port 0 Output Routing Slot 13 Register .. 238  Ordering Guide ... 280  Serial Port 0 Output Routing Slot 14 Register .. 240 
REVISION HISTORY 1/2020—Rev. 0 to Rev. A 4/2019—Revision 0: Initial Revision
Changes to Features Section .. 1 Changes to Typical Power Consumption Section and Table 6 ... 10 Changes to Table 7 and Added Note 1 to Table 8 ... 11 Added Note 1 to Table 9, Renumbered Sequentially .. 12 Changes to Figure 7 ... 15 Changes to Table 10 .. 16 Changes to Analog Input Precharge Time Register Section and Table 67 .. 83 Rev. A | Page 5 of 280 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT AND OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS POWER-DOWN CURRENT TYPICAL POWER CONSUMPTION DIGITAL FILTERS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS SYSTEM BLOCK DIAGRAM THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP POWER-DOWN OPERATION AND OPTIONS EXAMPLE ADC TO DAC POWER-UP DVDD LDO REGULATOR CLOCK INITIALIZATION PLL Enabled Setup Control Port Access During Initialization PLL PLL Bypass Operation Input Clock Divider Integer Mode Fractional Mode MULTICHIP PHASE SYNCHRONIZATION CLOCK OUTPUT POWER SUPPLY SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Phase Difference Various Signal Path ADAU1787 Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias PGAs DIGITAL MICROPHONE INPUTS Digital Microphone Volume Control ADCs ADC Full-Scale Level Digital ADC Volume Control Filtering OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Line Outputs Pop and Click Suppression DACs DAC Full-Scale Level Digital DAC Volume Control and Filtering PDM OUTPUTS PDM Outputs Full-Scale Level PDM Outputs Volume Control and Filtering ASRCs INTERPOLATION AND DECIMATION BLOCKS SIGNAL LEVELS FastDSP CORE INSTRUCTIONS FILTER PRECISION FLAGS AND CONDITIONAL EXECUTION INPUT SOURCES POWER AND RUN CONTROL DATA MEMORY PARAMETERS PARAMETER BANK SWITCHING PARAMETER BANK COPYING PARAMETER MEMORY ACCESS FastDSP PARAMETER SAFELOAD SigmaDSP CORE Signal Processing Details Program Counter Watchdog Features Numeric Formats Numeric Format 5.23 Programming READ/WRITE DATA FORMATS SOFTWARE SAFELOAD FastDSP SAFELOAD PROGRAM RAM, PARAMETER RAM, AND DATA RAM PROGRAM RAM PARAMETER RAM DATA RAM POWER SAVING OPTIONS ADC Bias Current Control DAC Bias Current Control DAC Low Power Modes PLL Bypass SigmaDSP Clock Speed Control Asynchronous Sample Rate Converters Low Power Modes CONTROL PORT BURST MODE COMMUNICATION READING AND WRITING TO MEMORIES I2C PORT Addressing I2C Read and Write Operations SPI PORT R/WB Subaddress Data Bytes SELF BOOT EEPROM Size CRC Delay Boot Time MULTIPURPOSE PINS Interrupts Pin Controls SERIAL DATA PORTS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING PCB STACKUP REGISTER SUMMARY REGISTER DETAILS ADI VENDOR ID REGISTER DEVICE ID REGISTERS REVISION CODE REGISTER ADC, DAC, HEADPHONE POWER CONTROLS REGISTER PLL, MICROPHONE BIAS, AND PGA POWER CONTROLS REGISTER DIGITAL MICROPHONE POWER CONTROLS REGISTER SERIAL PORT, PDM OUTPUT, AND DIGITAL MICROPHONE CLK POWER CONTROLS REGISTER DSP POWER CONTROLS REGISTER ASRC POWER CONTROLS REGISTER INTERPOLATOR POWER CONTROLS REGISTER DECIMATOR POWER CONTROLS REGISTER STATE RETENTION CONTROLS REGISTER CHIP POWER CONTROL REGISTER CLOCK CONTROL REGISTER PLL INPUT DIVIDER REGISTER PLL FEEDBACK INTEGER DIVIDER (LSBs REGISTER) PLL FEEDBACK INTEGER DIVIDER (MSBs REGISTER) PLL FRACTIONAL NUMERATOR VALUE (LSBs REGISTER) PLL FRACTIONAL NUMERATOR VALUE (MSBs REGISTER) PLL FRACTIONAL DENOMINATOR (LSBs REGISTER) PLL FRACTIONAL DENOMINATOR (MSBs REGISTER) PLL UPDATE REGISTER ADC SAMPLE RATE CONTROL REGISTER ADC IBIAS CONTROLS REGISTER ADC HPF CONTROL REGISTER ADC MUTE AND COMPENSATION CONTROL REGISTER ANALOG INPUT PRECHARGE TIME REGISTER ADC CHANNEL MUTES REGISTER ADC CHANNEL 0 VOLUME CONTROL REGISTER ADC CHANNEL 1 VOLUME CONTROL REGISTER ADC CHANNEL 2 VOLUME CONTROL REGISTER ADC CHANNEL 3 VOLUME CONTROL REGISTER PGA CHANNEL 0 GAIN CONTROL MSBs, MUTE, BOOST, SLEW REGISTER PGA CHANNEL 0 GAIN CONTROL LSBs REGISTER PGA CHANNEL 1 GAIN CONTROL MSBs, MUTE, BOOST, SLEW REGISTER PGA CHANNEL 1 GAIN CONTROL LSBS REGISTER PGA CHANNEL 2 GAIN CONTROL MSBs, MUTE, BOOST, SLEW REGISTER PGA CHANNEL 2 GAIN CONTROL LSBS REGISTER PGA CHANNEL 3 GAIN CONTROL MSBs, MUTE, BOOST, SLEW REGISTER PGA CHANNEL 3 GAIN CONTROL LSBs REGISTER PGA SLEW RATE AND GAIN LINK REGISTER MICROPHONE BIAS LEVEL AND CURRENT REGISTER DIGITAL MICROPHONE CLOCK RATE CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 0 AND CHANNEL 1 RATE, ORDER, MAPPING, AND EDGE CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 2 AND CHANNEL 3 RATE, ORDER, MAPPING, AND EDGE CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 4 AND CHANNEL 5 RATE, ORDER, MAPPING, AND EDGE CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 6 AND CHANNEL 7 RATE, ORDER, MAPPING, AND EDGE CONTROL REGISTER DIGTIAL MICROPHONE VOLUME OPTIONS REGISTER DIGITAL MICROPHONE CHANNEL MUTE CONTROLS REGISTER DIGITAL MICROPHONE CHANNEL 0 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 1 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 2 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 3 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 4 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 5 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 6 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 7 VOLUME CONTROL REGISTER DAC SAMPLE RATE, FILTERING, AND POWER CONTROLS REGISTER DAC VOLUME LINK, HIGH-PASS FILTER (HPF), AND MUTE CONTROLS REGISTER DAC CHANNEL 0 VOLUME REGISTER DAC CHANNEL 1 VOLUME REGISTER DAC CHANNEL 0 ROUTING REGISTER DAC CHANNEL 1 ROUTING REGISTER HEADPHONE CONTROL REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 0 AND CHANNEL 1 REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 2 AND CHANNEL 3 REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 4 AND CHANNEL 5 REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 6 AND CHANNEL 7 REGISTER FAST TO SLOW DECIMATOR CHANNEL 0 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 1 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 2 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 3 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 4 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 5 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 6 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 7 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 0 AND CHANNEL 1 REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 2 AND CHANNEL 3 REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 4 AND CHANNEL 5 REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 6 AND CHANNEL 7 REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 0 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 1 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 2 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 3 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 4 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 5 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 6 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 7 INPUT ROUTING REGISTER INPUT ASRC CONTROL, SOURCE, AND RATE SELECTION REGISTER INPUT ASRC CHANNEL 0 AND CHANNEL 1 INPUT ROUTING REGISTER INPUT ASRC CHANNEL 2 AND CHANNEL 3 INPUT ROUTING REGISTER OUTPUT ASRC CONTROL REGISTER OUTPUT ASRC CHANNEL 0 INPUT ROUTING REGISTER OUTPUT ASRC CHANNEL 1 INPUT ROUTING REGISTER OUTPUT ASRC CHANNEL 2 INPUT ROUTING REGISTER OUTPUT ASRC CHANNEL 3 INPUT ROUTING REGISTER FastDSP RUN REGISTER FastDSP CURRENT BANK AND BANK RAMPING CONTROLS REGISTER FastDSP BANK RAMPING STOP POINT REGISTER FastDSP BANK COPYING REGISTER FastDSP FRAME RATE SOURCE REGISTER FastDSP FIXED RATE DIVISION MSBs REGISTER FastDSP FIXED RATE DIVISION LSBs REGISTER FastDSP MODULO N COUNTER FOR LOWER RATE CONDITIONAL EXECUTION REGISTER FastDSP GENERIC CONDITIONAL EXECUTION REGISTERS FastDSP SAFELOAD ADDRESS REGISTER FastDSP SAFELOAD PARAMETER 0 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 1 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 2 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 3 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 4 VALUE REGISTERS FastDSP SAFELOAD UPDATE REGISTER SigmaDSP FRAME RATE SOURCE SELECT REGISTER SigmaDSP RUN REGISTER SigmaDSP WATCHDOG CONTROLS REGISTER SigmaDSP WATCHDOG VALUE REGISTERS SigmaDSP MODULO DATA MEMORY START POSITION REGISTERS SigmaDSP FIXED FRAME RATE DIVISOR REGISTERS SigmaDSP SET INTERRUPTS REGISTER MULTIPURPOSE PIN 0 AND PIN 1 MODE SELECT REGISTER MULTIPURPOSE PIN 2 AND PIN 3 MODE SELECT REGISTER MULTIPURPOSE PIN 4 AND PIN 5 MODE SELECT REGISTER MULTIPURPOSE PIN 6 AND PIN 7 MODE SELECT REGISTER MULTIPURPOSE PIN 8 AND PIN 9 MODE SELECT REGISTER MULTIPURPOSE PIN 10 AND PIN 11 MODE SELECT REGISTER GENERAL-PURPOSE INPUT DEBOUNCE CONTROL AND MASTER CLOCK OUTPUT RATE SELECTION REGISTER GENERAL-PURPOSE OUTPUTS CONTROL PIN 0 TO PIN 7 REGISTER GENERAL-PURPOSE OUTPUTS CONTROL PIN 8 TO PIN 10 REGISTER FSYNC_0 PIN CONTROLS REGISTER BCLK_0 PIN CONTROLS REGISTER SDATAO_0 PIN CONTROL REGISTER SDATAI_0 PIN CONTROLS REGISTER FSYNC_1 PIN CONTROLS REGISTER BCLK_1 PIN CONTROLS REGISTER SDATAO_1 PIN CONTROLS REGISTER SDATAI_1 PIN CONTROLS REGISTER DMIC_CLK0 PIN CONTROLS REGISTER DMIC_CLK1 PIN CONTROLS REGISTER DMIC01 PIN CONTROLS REGISTER DMIC23 PIN CONTROLS REGISTER SDA/MISO PIN CONTROLS REGISTER IRQ SIGNALING AND CLEARING REGISTER IRQ1 MASKING REGISTERS IRQ2 MASKING REGISTERS CHIP RESETS REGISTER FastDSP CURRENT LAMBDA REGISTER CHIP STATUS 1 REGISTER CHIP STATUS 2 REGISTER GENERAL-PURPOSE INPUT READ 0 TO INPUT READ 7 REGISTER GENERAL-PURPOSE INPUT READ 8 TO INPUT READ 10 REGISTER DSP STATUS REGISTER IRQ1 STATUS 1 REGISTER IRQ1 STATUS 2 REGISTER IRQ1 STATUS 3 REGISTER IRQ2 STATUS 1 REGISTER IRQ2 STATUS 2 REGISTER IRQ2 STATUS 3 REGISTER SERIAL PORT 0 CONTROL 1 REGISTER SERIAL PORT 0 CONTROL 2 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 0 (LEFT REGISTER) SERIAL PORT 0 OUTPUT ROUTING SLOT 1 (RIGHT REGISTER) SERIAL PORT 0 OUTPUT ROUTING SLOT 2 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 3 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 4 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 5 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 6 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 7 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 8 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 9 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 10 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 11 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 12 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 13 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 14 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 15 REGISTER SERIAL PORT 1 CONTROL 1 REGISTER SERIAL PORT 1 CONTROL 2 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 0 (LEFT REGISTER) SERIAL PORT 1 OUTPUT ROUTING SLOT 1 (RIGHT REGISTER) SERIAL PORT 1 OUTPUT ROUTING SLOT 2 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 3 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 4 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 5 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 6 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 7 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 8 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 9 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 10 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 11 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 12 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 13 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 14 REGISTER SERIAL PORT 1 OUTPUT ROUTING SLOT 15 REGISTER MP12 PIN CONTROL REGISTER SELFBOOT PIN CONTROLS REGISTER SW_EN PIN CONTROLS REGISTER PDM SAMPLE RATE AND FILTERING CONTROL REGISTER PDM MUTING, HIGH-PASS, AND VOLUME OPTIONS REGISTER PDM OUTPUT CHANNEL 0 VOLUME REGISTER PDM OUTPUT CHANNEL 1 VOLUME REGISTER PDM OUTPUT CHANNEL 0 ROUTING REGISTER PDM OUTPUT CHANNEL 1 ROUTING REGISTER OUTLINE DIMENSIONS ORDERING GUIDE