Data Brief AK8464 (Asahi Kasei Microdevices) - 8

HerstellerAsahi Kasei Microdevices
Beschreibung3ch input 10bit 35MSPS/ch AFE for MFP or CIS module with CCDI/F, TG, LVDS, LDO, Synth_PLL, and SSCG_PLL
Seiten / Seite13 / 8 — Product Brief
Dateiformat / GrößePDF / 341 Kb
DokumentenspracheEnglisch

Product Brief

Product Brief

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Product Brief
[AK8464]  POR: Reset Control block Internal reset release can be controlled by the power-on circuit when power up the AK8464 while the RESETB pin is connected to VDD or opened.  CKDET: clock detection Circuit This block detects if the input clock:<SHD> to DLL is stopped. Rev.1.00E 2019/6 - 8 -