Datasheet HT68F001, HT68F0012 (Holtek) - 4

HerstellerHoltek
BeschreibungCost-Effective Flash MCU
Seiten / Seite56 / 4 — HT68F001/HT68F0012. Cost-Effective Flash MCU. Instruction Set Summary .. …
Dateiformat / GrößePDF / 3.3 Mb
DokumentenspracheEnglisch

HT68F001/HT68F0012. Cost-Effective Flash MCU. Instruction Set Summary .. 43. Instruction Definition ... 45

HT68F001/HT68F0012 Cost-Effective Flash MCU Instruction Set Summary . 43 Instruction Definition .. 45

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 42 link to page 42 link to page 42 link to page 42 link to page 43 link to page 43 link to page 45 link to page 54 link to page 55
HT68F001/HT68F0012 HT68F001/HT68F0012 Cost-Effective Flash MCU Cost-Effective Flash MCU
B�anches and Cont�o� T�ansfe� ... 42 Bit O�e�ations ... 42 Tab�e Read O�e�ations ... 42 Othe� O�e�ations ... 42
Instruction Set Summary .. 43
Tab�e Conventions ... 43
Instruction Definition ... 45 Package Information ... 54
�-�in SOP (150mi�) Out�ine Dimensions ... 55 Rev. 1.20 4 ���i� 1�� 201� Rev. 1.20 5 ���i� 1�� 201� Document Outline Features CPU Features Peripheral Features General Description Selection Table Block Diagram Pin Assignment Pin Description Absolute Maximum Ratings D.C. Characteristics Operating Voltage Characteristics Operating Current Characteristics Standby Current Characteristics A.C. Characteristics Low Speed Internal Oscillator Characteristics (LIRC) – HT68F001 Low Speed Internal Oscillator Characteristics (IRC) – HT68F0012 System Start Up Time Characteristics Input/Output Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS Data Memory Structure General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IAR0 Memory Pointers – MP0 Accumulator – ACC Program Counter Low Register – PCL Look-up Table Registers – TBLP Status Register – STATUS Oscillators Oscillator Overview System Clock Configurations Internal 32kHz Oscillator – LIRC Internal 512kHz Oscillator – IRC Operating Modes and System Clocks System Clocks System Operation Modes Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation Reset Functions Reset Initial Conditions Input/Output Ports Pull-high Resistors Port A Wake-up I/O Port Control Registers I/O Pin Structures Programming Considerations Timer/Event Counter Timer/Event Counter Registers – TMR, TMRC Timer Mode Event Counter Mode Pulse Width Capture Mode Interrupts Interrupt Registers Interrupt Operation Time Base Interrupt Interrupt Wake-up Function Programming Considerations Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions Instruction Definition Package Information 8-pin SOP (150mil) Outline Dimensions