Datasheet AD4002, AD4006, AD4010 (Analog Devices) - 5

HerstellerAnalog Devices
Beschreibung18-Bit, 500 kSPS Precision Pseudo Differential SAR ADC
Seiten / Seite37 / 5 — Data Sheet. AD4002/. AD4006/. AD4010. Parameter. Test …
Dateiformat / GrößePDF / 1.1 Mb
DokumentenspracheEnglisch

Data Sheet. AD4002/. AD4006/. AD4010. Parameter. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet AD4002/ AD4006/ AD4010 Parameter Test Conditions/Comments Min Typ Max Unit

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 7 link to page 21 link to page 13
Data Sheet AD4002/ AD4006/ AD4010 Parameter Test Conditions/Comments Min Typ Max Unit
POWER SUPPLIES VDD 1.71 1.8 1.89 V VIO 1.71 5.5 V Standby Current VDD and VIO = 1.8 V, TA = 25°C 1.6 µA Power Dissipation VDD = 1.8 V, VIO = 1.8 V, VREF = 5 V 10 kSPS, high-Z mode disabled 70 µW 500 kSPS, high-Z mode disabled 3.5 4.4 mW 1 MSPS, high-Z mode disabled 7 8.4 mW 2 MSPS, high-Z mode disabled 14 16.5 mW 500 kSPS, high-Z mode enabled 3.8 5.4 mW 1 MSPS, high-Z mode enabled 7.6 10.8 mW 2 MSPS, high-Z mode enabled 15.2 21.5 mW VDD Only 500 kSPS, high-Z mode disabled 2.5 mW 1 MSPS, high-Z mode disabled 4.9 mW 2 MSPS, high-Z mode disabled 9.75 mW REF Only 500 kSPS, high-Z mode disabled 0.95 mW 1 MSPS, high-Z mode disabled 1.9 mW 2 MSPS, high-Z mode disabled 3.65 mW VIO Only 500 kSPS, high-Z mode disabled 0.1 mW 1 MSPS, high-Z mode disabled 0.2 mW 2 MSPS, high-Z mode disabled 0.6 mW Energy per Conversion 7 nJ/sample TEMPERATURE RANGE Specified Performance TMIN to TMAX −40 +125 °C 1 The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2 MSPS for the AD4002, 1 MSPS for the AD4006, and 500 kSPS for the AD4010. 2 A throughput rate of 2 MSPS can only be achieved with turbo mode enabled and a minimum SCK rate of 75 MHz. Refer to Table 4 for the maximum achievable throughput for different modes of operation. 3 Transient response is the time required for the ADC to acquire a full-scale input step to ±2 LSB accuracy. See Figure 39 for more information on ADC input settling for multiplexed applications. 4 The minimum and maximum values are guaranteed by characterization, but not production tested. 5 See the 1/f noise plot in Figure 23. Rev. 0 | Page 5 of 37 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION TRANSFER FUNCTIONS APPLICATIONS INFORMATION TYPICAL APPLICATION DIAGRAMS ANALOG INPUTS Input Overvoltage Clamp Circuit Switched Capacitor Input RC Filter Values DRIVER AMPLIFIER CHOICE High Frequency Input Signals Multiplexed Applications EASE OF DRIVE FEATURES Input Span Compression High-Z Mode Long Acquisition Phase VOLTAGE REFERENCE INPUT POWER SUPPLY DIGITAL INTERFACE REGISTER READ/WRITE FUNCTIONALITY STATUS WORD CSB MODE, 3-WIRE TURBO MODE CSB MODE, 3-WIRE WITHOUT BUSY INDICATOR CSB MODE, 3-WIRE WITH BUSY INDICATOR CSB MODE, 4-WIRE TURBO MODE CSB MODE, 4-WIRE WITHOUT BUSY INDICATOR CSB MODE, 4-WIRE WITH BUSY INDICATOR DAISY-CHAIN MODE LAYOUT GUIDELINES EVALUATING THE AD4002/AD4006/AD4010 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE