Datasheet AD7663 (Analog Devices)

HerstellerAnalog Devices
Beschreibung16-Bit Bipolar 250 kSPS PulSAR® CMOS ADC
Seiten / Seite25 / 1 — 16-Bit, 250 kSPS CMOS ADC. AD7663. FEATURES. FUNCTIONAL BLOCK DIAGRAM. …
RevisionB
Dateiformat / GrößePDF / 483 Kb
DokumentenspracheEnglisch

16-Bit, 250 kSPS CMOS ADC. AD7663. FEATURES. FUNCTIONAL BLOCK DIAGRAM. Throughput: 250 kSPS. AVDD AGND REF REFGND. DVDD. DGND. INL:

Datasheet AD7663 Analog Devices, Revision: B

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 4 link to page 5 link to page 6 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 12 link to page 12 link to page 13 link to page 13 link to page 13 link to page 15 link to page 16 link to page 16 link to page 16 link to page 16 link to page 17 link to page 17 link to page 18 link to page 18 link to page 18 link to page 18 link to page 20 link to page 20 link to page 20 link to page 21 link to page 21 link to page 21 link to page 21 link to page 22 link to page 22 link to page 22 link to page 23 link to page 23 link to page 23 link to page 23 link to page 24 link to page 24 link to page 24 link to page 24 link to page 24 a
16-Bit, 250 kSPS CMOS ADC AD7663 FEATURES FUNCTIONAL BLOCK DIAGRAM Throughput: 250 kSPS AVDD AGND REF REFGND DVDD DGND INL: 3 LSB Max ( 0.0046% of Full Scale) 16-Bit Resolution with No Missing Codes 4R S/(N+D): 90 dB Typ @ 100 kHz IND(4R) AD7663 OVDD 4R THD: –100 dB Typ @ 100 kHz INC(4R) OGND 2R SERIAL Analog Input Voltage Ranges INB(2R) PORT R Bipolar: 10 V, 5 V, 2.5 V INA(R) SWITCHED SER/PAR Unipolar: 0 V to 10 V, 0 V to 5 V, 0 V to 2.5 V CAP DAC INGND BUSY Both AC and DC Specifications PARALLEL 16 No Pipeline Delay INTERFACE D[15:0] Parallel (8/16 Bits) and Serial 5 V/3 V Interface CLOCK PD CS SPI®/QSPI™/MICROWIRE™/DSP Compatible RESET RD CONTROL LOGIC AND Single 5 V Supply Operation CALIBRATION CIRCUITRY OB/2C Power Dissipation BYTESWAP 35 mW Typical CNVST 15 W @ 100 SPS Power-Down Mode: 7 W Max Package: 48-Lead Quad Flatpack (LQFP) PulSAR Selection Package: 48-Lead Chip Scale (LFCSP) Pin-to-Pin Compatible with the AD7660/AD7664/AD7665 Type/kSPS 100–250 500–570 800–1000 APPLICATIONS
Pseudo AD7660 AD7650
Data Acquisition
Differential AD7664
Motor Control Communication
True Bipolar AD7663 AD7665 AD7671
Instrumentation
True Differential AD7675 AD7676 AD7677
Spectrum Analysis Medical Instruments
18-Bit AD7678 AD7679 AD7674
Process Control
Simultaneous/ AD7654 AD7655 Multichannel
GENERAL DESCRIPTION
The AD7663 is a 16-bit, 250 kSPS, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power
PRODUCT HIGHLIGHTS
supply. It contains a high speed 16-bit sampling ADC, a resistor 1. Fast Throughput input scaler that allows various input ranges, an internal conver- The AD7663 is a 250 kSPS charge redistribution, 16-bit sion clock, error correction circuits, and both serial and parallel SAR ADC with various bipolar and unipolar input ranges. system interface ports. 2. Single-Supply Operation The AD7663 is hardware factory-calibrated and is comprehen- The AD7663 operates from a single 5 V supply and dissipates sively tested to ensure such ac parameters as signal-to-noise ratio only 35 mW typical. Its power dissipation decreases with (SNR) and total harmonic distortion (THD), in addition to the the throughput to, for instance, only 15 µW at a 100 SPS more traditional dc parameters of gain, offset, and linearity. throughput. It consumes 7 µW maximum when in power-down. It is fabricated using Analog Devices’ high performance, 0.6 micron 3. Superior INL CMOS process and is available in a 48-lead LQFP and a tiny The AD7663 has a maximum integral nonlinearity of 3 LSB 48-lead LFCSP with operation specified from –40°C to +85°C. with no missing 16-bit code. 4. Serial or Parallel Interface Versatile parallel (8 bits or 16 bits) or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic. REV. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
under any patent or patent rights of Analog Devices. Trademarks and
Tel: 781/329-4700 www.analog.com
registered trademarks are the property of their respective companies.
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION PulSAR Selection FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION ORDERING GUIDE PIN FUNCTION DESCRIPTION DEFINITION OF SPECIFICATIONS Integral Nonlinearity Error (INL) Differential Nonlinearity Error (DNL) Full-Scale Error Bipolar Zero Error Unipolar Zero Error Spurious-Free Dynamic Range (SFDR) Effective Number of Bits (ENOB) Total Harmonic Distortion (THD) Signal-to-Noise Ratio (SNR) Signal-to-(Noise + Distortion) Ratio (S/[N+D]) Aperture Delay Transient Response Typical Performance Characteristics CIRCUIT INFORMATION CONVERTER OPERATION Transfer Functions TYPICAL CONNECTION DIAGRAM Analog Inputs Driver Amplifier Choice Voltage Reference Input Scaler Reference Input (Bipolar Input Ranges) Power Supply POWER DISSIPATION CONVERSION CONTROL DIGITAL INTERFACE PARALLEL INTERFACE SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read after Conversion External Clock Data Read during Conversion MICROPROCESSOR INTERFACING SPI Interface (MC68HC11) ADSP-21065L in Master Serial Interface APPLICATION HINTS Layout Evaluating the AD7663 Performance OUTLINE DIMENSIONS Revision History