Datasheet AD7734 (Analog Devices) - 3
| Hersteller | Analog Devices |
| Beschreibung | 4-Channel, ±10 V Input Range, High Throughput, 24-Bit Sigma-Delta A/D Converter |
| Seiten / Seite | 33 / 3 — AD7734. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 9/15—Rev. A to … |
| Revision | B |
| Dateiformat / Größe | PDF / 711 Kb |
| Dokumentensprache | Englisch |
AD7734. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 9/15—Rev. A to Rev. B. 7/12—Rev. 0 to Rev. A
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 7 link to page 9 link to page 9 link to page 10 link to page 11 link to page 11 link to page 12 link to page 13 link to page 15 link to page 16 link to page 16 link to page 17 link to page 17 link to page 17 link to page 17 link to page 18 link to page 18 link to page 18 link to page 18 link to page 19 link to page 19 link to page 19 link to page 20 link to page 20 link to page 21 link to page 23 link to page 23 link to page 24 link to page 24 link to page 24 link to page 25 link to page 25 link to page 26 link to page 27 link to page 27 link to page 28 link to page 28 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 31 link to page 31 link to page 31 link to page 31 link to page 33 link to page 33
AD7734 Data Sheet TABLE OF CONTENTS
Features .. 1 Channel Setup Registers .. 19 Applications ... 1 Channel Conversion Time Registers ... 19 Functional Block Diagram .. 1 Mode Register ... 20 General Description ... 1 Digital Interface Description .. 22 Revision History ... 2 Hardware ... 22 Specifications ... 3 Reset ... 23 Timing Specifications .. 6 Access the AD7734 Registers .. 23 Absolute Maximum Ratings .. 8 Single Conversion and Reading Data .. 23 ESD Caution .. 8 Dump Mode .. 24 Typical Performance Characteristics ... 9 Continuous Conversion Mode ... 24 Output Noise and Resolution Specification .. 10 Continuous Read (Continuous Conversion) Mode ... 25 Chopping Enabled .. 10 Circuit Description... 26 Chopping Disabled ... 11 Analog Front End ... 26 Pin Configuration and Function Descriptions ... 12 Analog Input’s Extended Voltage Range ... 27 Register Description ... 14 Chopping ... 27 Register Access .. 15 Multiplexer, Conversion, and Data Output Timing .. 28 Communications Register ... 15 Σ-Δ ADC ... 28 I/O Port Register ... 16 Frequency Response .. 29 Revision Register .. 16 Voltage Reference Inputs ... 29 Test Register .. 16 Reference Detect ... 29 ADC Status Register ... 16 I/O Port .. 30 Checksum Register ... 17 Calibration ... 30 ADC Zero-Scale Calibration Register ... 17 ADC Zero-Scale Self-Calibration .. 30 ADC Full-Scale Register .. 17 Per Channel System Calibration .. 30 Channel Data Registers.. 17 Outline Dimensions ... 32 Channel Zero-Scale Calibration Registers .. 18 Ordering Guide .. 32 Channel Full-Scale Calibration Registers .. 18 Channel Status Registers ... 18
REVISION HISTORY 9/15—Rev. A to Rev. B
Change to Figure 14 ... 22 Changes to Figure 28 .. 29 Changes to Ordering Guide .. 32
7/12—Rev. 0 to Rev. A
Changes to ADC Performance Chop Enabled Parameter .. 3 Changes to Figure 22 .. 25
2/03—Revision 0: Initial Version
Rev. B | Page 2 of 32 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS OUTPUT NOISE AND RESOLUTION SPECIFICATION CHOPPING ENABLED CHOPPING DISABLED PIN CONFIGURATION AND FUNCTION DESCRIPTIONS REGISTER DESCRIPTION REGISTER ACCESS COMMUNICATIONS REGISTER I/O PORT REGISTER REVISION REGISTER TEST REGISTER ADC STATUS REGISTER CHECKSUM REGISTER ADC ZERO-SCALE CALIBRATION REGISTER ADC FULL-SCALE REGISTER CHANNEL DATA REGISTERS CHANNEL ZERO-SCALE CALIBRATION REGISTERS CHANNEL FULL-SCALE CALIBRATION REGISTERS CHANNEL STATUS REGISTERS CHANNEL SETUP REGISTERS CHANNEL CONVERSION TIME REGISTERS MODE REGISTER DIGITAL INTERFACE DESCRIPTION HARDWARE RESET ACCESS THE AD7734 REGISTERS SINGLE CONVERSION AND READING DATA DUMP MODE CONTINUOUS CONVERSION MODE CONTINUOUS READ (CONTINUOUS CONVERSION) MODE CIRCUIT DESCRIPTION ANALOG FRONT END ANALOG INPUT’S EXTENDED VOLTAGE RANGE CHOPPING MULTIPLEXER, CONVERSION, AND DATA OUTPUT TIMING Σ-Δ ADC FREQUENCY RESPONSE VOLTAGE REFERENCE INPUTS REFERENCE DETECT I/O PORT CALIBRATION ADC ZERO-SCALE SELF-CALIBRATION PER CHANNEL SYSTEM CALIBRATION OUTLINE DIMENSIONS ORDERING GUIDE
AD7734 Data Sheet TABLE OF CONTENTS
Features .. 1 Channel Setup Registers .. 19 Applications ... 1 Channel Conversion Time Registers ... 19 Functional Block Diagram .. 1 Mode Register ... 20 General Description ... 1 Digital Interface Description .. 22 Revision History ... 2 Hardware ... 22 Specifications ... 3 Reset ... 23 Timing Specifications .. 6 Access the AD7734 Registers .. 23 Absolute Maximum Ratings .. 8 Single Conversion and Reading Data .. 23 ESD Caution .. 8 Dump Mode .. 24 Typical Performance Characteristics ... 9 Continuous Conversion Mode ... 24 Output Noise and Resolution Specification .. 10 Continuous Read (Continuous Conversion) Mode ... 25 Chopping Enabled .. 10 Circuit Description... 26 Chopping Disabled ... 11 Analog Front End ... 26 Pin Configuration and Function Descriptions ... 12 Analog Input’s Extended Voltage Range ... 27 Register Description ... 14 Chopping ... 27 Register Access .. 15 Multiplexer, Conversion, and Data Output Timing .. 28 Communications Register ... 15 Σ-Δ ADC ... 28 I/O Port Register ... 16 Frequency Response .. 29 Revision Register .. 16 Voltage Reference Inputs ... 29 Test Register .. 16 Reference Detect ... 29 ADC Status Register ... 16 I/O Port .. 30 Checksum Register ... 17 Calibration ... 30 ADC Zero-Scale Calibration Register ... 17 ADC Zero-Scale Self-Calibration .. 30 ADC Full-Scale Register .. 17 Per Channel System Calibration .. 30 Channel Data Registers.. 17 Outline Dimensions ... 32 Channel Zero-Scale Calibration Registers .. 18 Ordering Guide .. 32 Channel Full-Scale Calibration Registers .. 18 Channel Status Registers ... 18
REVISION HISTORY 9/15—Rev. A to Rev. B
Change to Figure 14 ... 22 Changes to Figure 28 .. 29 Changes to Ordering Guide .. 32
7/12—Rev. 0 to Rev. A
Changes to ADC Performance Chop Enabled Parameter .. 3 Changes to Figure 22 .. 25
2/03—Revision 0: Initial Version
Rev. B | Page 2 of 32 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS OUTPUT NOISE AND RESOLUTION SPECIFICATION CHOPPING ENABLED CHOPPING DISABLED PIN CONFIGURATION AND FUNCTION DESCRIPTIONS REGISTER DESCRIPTION REGISTER ACCESS COMMUNICATIONS REGISTER I/O PORT REGISTER REVISION REGISTER TEST REGISTER ADC STATUS REGISTER CHECKSUM REGISTER ADC ZERO-SCALE CALIBRATION REGISTER ADC FULL-SCALE REGISTER CHANNEL DATA REGISTERS CHANNEL ZERO-SCALE CALIBRATION REGISTERS CHANNEL FULL-SCALE CALIBRATION REGISTERS CHANNEL STATUS REGISTERS CHANNEL SETUP REGISTERS CHANNEL CONVERSION TIME REGISTERS MODE REGISTER DIGITAL INTERFACE DESCRIPTION HARDWARE RESET ACCESS THE AD7734 REGISTERS SINGLE CONVERSION AND READING DATA DUMP MODE CONTINUOUS CONVERSION MODE CONTINUOUS READ (CONTINUOUS CONVERSION) MODE CIRCUIT DESCRIPTION ANALOG FRONT END ANALOG INPUT’S EXTENDED VOLTAGE RANGE CHOPPING MULTIPLEXER, CONVERSION, AND DATA OUTPUT TIMING Σ-Δ ADC FREQUENCY RESPONSE VOLTAGE REFERENCE INPUTS REFERENCE DETECT I/O PORT CALIBRATION ADC ZERO-SCALE SELF-CALIBRATION PER CHANNEL SYSTEM CALIBRATION OUTLINE DIMENSIONS ORDERING GUIDE