Datasheet AD7763 (Analog Devices) - 10

link to page 22 link to page 20 link to page 16 link to page 16 link to page 16 link to page 19 link to page 16 link to page 19 link to page 16 link to page 16 link to page 19 link to page 16 link to page 16 link to page 19
Data Sheet AD7763 Pin No. Mnemonic Description
8 DECAPA Decoupling Pin. A 100 nF capacitor must be inserted between this pin and

AGND1. 30 DECAPB Decoupling Pin. A 33 pF capacitor must be inserted between this pin and AGND3. 17 RBIAS Bias Current Setting. A resistor must be inserted between this pin and AGND. See the Bias Resistor Selection section. 37 RESET A falling edge on this pin resets all internal digital circuitry. Holding this pin low keeps the AD7763 in a reset state. 3 MCLK Master Clock Input. A low jitter digital clock must be applied to this pin. The output data rate depends on the frequency of this clock. See the Clocking the AD7763 section. 2 MCLKGND Master Clock Ground Sensing Pin. 36 SYNC Synchronization Input. A falling edge on this pin resets the internal filter. This can be used to synchronize multiple devices in a system. 38 DRDY Data Ready Output. Each time new conversion data is available, an active low pulse, ½ ICLK period wide, is produced on this pin. See the AD7763 Interface section. 39, 40, 45 SH2:0 Share Pins 2:0. For multiple AD7763 devices sharing a common serial bus. Each device is wired with the binary value that represents the number of devices sharing the serial bus. SH2 is the MSB. See the Sharing the Serial Bus section. 46 to 48 ADR2:0 Address 2:0. Allows multiple AD7763 devices to share a common serial bus. Each device must be programmed with an individual address using these three pins. See the Sharing the Serial Bus section. 49 SCP Serial Clock Polarity. Determines on which edge of SCO the data bits are clocked out and on which edge they are valid. All timing diagrams are shown with SCP = 0, and all SCO edges shown should be inverted for SCP = 1. 50 SDL Serial Data Latch. A pulse is output on this pin after every 16 data bits. The pulse is one SCO period wide and can be used in conjunction with FSO as an alternative framing method for serial transfers requiring a framing signal more frequent than every 32 bits. 51 FSI Frame Sync In. The status of this pin is checked on the falling edge of SCO. If this pin is low, then the first data bit is latched in on the next SCO falling edge when SCP = 0 or on the rising edge of SCO if SCP = 1. 52 SDI Serial Data In. The first data bit (MSB) must be valid on the next SCO falling edge when SCP = 0 (or SCO rising edge SCP = 1) after the FSI event has been latched. Each write requires 32 bits: the ALL bit, 3 address bits, and 12 register address bits, followed by the remaining 16 bits of data to be written to the device. 54 SDO Serial Data Out. Address, status, and data bits are clocked out on this line during each serial transfer. If SCP = 0, each bit is clocked out on an SCO rising edge and is valid on the falling edge. When the I2S pin is set to logic high, this pin outputs the signal defined as SD in the I2S bus specification. See the Reading Data Using the I2S Interface section for details. 55 SCO Serial Clock Out. This clock signal is derived from the internal ICLK signal. The frequency of SCO is equal to either ICLK or ICLK/2, depending on the state of the CDIV and SCR pins (see the AD7763 Interface section). When the I2S pin is logic high, this pin outputs the signal defined as SCK by the I2S bus specification. See the Reading Data Using the I2S Interface section. 56 FSO Frame Sync Out. This signal frames the serial data output and is 32 SCO periods wide. The exception to the framing behavior of FSO occurs in decimate × 32 mode, where, for certain combinations of CDIV and SCR, the FSO signal is constantly logic low. See the Reading Data Using the SPI Interface section. When the I2S pin is set to logic high, this pin outputs the signal defined as WS in the I2S bus specification. See the Reading Data Using the I2S Interface section. 58 CDIV Clock Divider. This pin is used to select the ratio of MCLK to ICLK. See the AD7763 Interface section. 60 SCR Serial Clock Rate. This pin and the CDIV pin program the SCO frequency (see Table 7). 61 I2S I2S Select. A Logic 1 on this pin changes the serial data-out mode from SPI to I2S. The SDO pin outputs as the SD signal, the SCO pin outputs the SCK signal, and the FSO pin outputs the WS signal. When writing to the AD7763, the I2S pin is set to logic low and the SPI interface is used. See the Reading Data Using the I2S Interface section for further details. EPAD Exposed Pad. Connect the exposed pad to AGNDx with six to eight vias. Rev. B | Page 9 of 32 Document Outline Features Applications Functional Block Diagram General Description Table of Contents Revision History Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Terminology Typical Performance Characteristics Theory of Operation AD7763 Interface Reading Data Using the SPI Interface Synchronization Sharing the Serial Bus Writing to the AD7763 Reading Status and Other Registers Reading Data Using the I2S Interface Clocking the AD7763 Example 1 Example 2 Driving the AD7763 Using the AD7763 Bias Resistor Selection Decoupling and Layout Recommendations Supply Decoupling Additional Decoupling Reference Voltage Filtering Differential Amplifier Components Exposed Paddle Layout Considerations Programmable FIR Filter Downloading a User-Defined Filter Example Filter Download Registers Control Register 1—Address 0x001 Default Value 0x001A Control Register 2—Address 0x002 Default Value 0x009B Status Register (Read Only) Offset Register—Address 0x003 Non Bit-Mapped, Default Value 0x0000 Gain Register—Address 0x004 Non Bit-Mapped, Default Value 0xA000 Overrange Register—Address 0x005 Non Bit-Mapped, Default Value 0xCCCC Outline Dimensions Ordering Guide