Datasheet AD7626 (Analog Devices)

HerstellerAnalog Devices
Beschreibung16-Bit, 10 MSPS, PulSAR Differential ADC
Seiten / Seite30 / 1 — 16-Bit, 10 MSPS, PulSAR. Differential ADC. Data Sheet. AD7626. FEATURES. …
RevisionD
Dateiformat / GrößePDF / 1.0 Mb
DokumentenspracheEnglisch

16-Bit, 10 MSPS, PulSAR. Differential ADC. Data Sheet. AD7626. FEATURES. FUNCTIONAL BLOCK DIAGRAM. Throughput: 10 MSPS. REFIN. REF VCM

Datasheet AD7626 Analog Devices, Revision: D

Modelllinie für dieses Datenblatt

Textversion des Dokuments

16-Bit, 10 MSPS, PulSAR Differential ADC Data Sheet AD7626 FEATURES FUNCTIONAL BLOCK DIAGRAM Throughput: 10 MSPS REFIN REF VCM SNR: 91.5 dB 16-bit no missing codes 1.2V ÷2 CLOCK VIO BAND GAP LOGIC INL: ±0.45 LSB IN+ CAP CNV+, CNV– DNL: ±0.35 LSB IN– DAC Power dissipation: 136 mW D+, D– 32-lead LFCSP (5 mm × 5 mm) SERIAL SAR LVDS DCO+, DCO– AD7626
001
SAR architecture CLK+, CLK–
07648-
No latency/pipeline delay
Figure 1.
16-bit resolution with no missing codes Zero error: ±1 LSB GENERAL DESCRIPTION Differential input range: ±4.096 V
The AD7626 is a 16-bit, 10 MSPS, charge redistribution
Serial LVDS interface
successive approximation register (SAR) based architecture
Self clocked mode
analog-to-digital converter (ADC). SAR architecture al ows
Echoed clock mode
unmatched performance both in noise (91.5 dB SNR) and in
LVDS or CMOS option for conversion control (CNV signal)
linearity (±0.45 LSB INL). The AD7626 contains a high speed,
Reference options
16-bit sampling ADC, an internal conversion clock, and an
Internal: 4.096 V
internal buffered reference. On the CNV edge, it samples the
External (1.2 V) buffered to 4.096 V
voltage difference between the IN+ and IN− pins. The voltages
External: 4.096 V
on these pins swing in opposite phase between 0 V and REF.
APPLICATIONS
The 4.096 V reference voltage, REF, can be generated internally or applied externally.
Digital imaging systems Digital X-ray
All converted results are available on a single low voltage
Digital MRI
differential signaling (LVDS) self clocked or echoed clock serial
CCD and IR cameras
interface, reducing external hardware connections.
High speed data acquisition
The AD7626 is housed in a 32-lead, 5 mm × 5 mm LFCSP with
High dynamic range telecommunications receivers
operation specified from −40°C to +85°C.
Spectrum analysis Test equipment Table 1. Fast PulSAR® ADC Selection Input Type Resolution (Bits) 1 MSPS to <2 MSPS 2 MSPS to 3 MSPS 5 MSPS to 6 MSPS 10 MSPS
Differential (Ground Sense) 16 AD7653 AD7985 AD7667 AD7980 AD7983 True Bipolar 16 AD7671 Differential (Antiphase) 16 AD7677 AD7621 AD7625 AD7626 AD7623 AD7622 AD7961 Differential (Antiphase) 18 AD7643 AD7641 AD7960 AD7982 AD7986 AD7984
Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2009–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER INFORMATION TRANSFER FUNCTIONS ANALOG INPUTS TYPICAL CONNECTION DIAGRAM DRIVING THE AD7626 Differential Analog Input Source Single-Ended to Differential Driver Single-Ended or Fully Differential High Frequency Driver VOLTAGE REFERENCE OPTIONS Wake-Up Time from EN1 = 0, EN0 = 0 POWER SUPPLY Power-Up DIGITAL INTERFACE Conversion Control Echoed Clock Interface Mode Self Clocked Mode APPLICATIONS INFORMATION LAYOUT, DECOUPLING, AND GROUNDING Exposed Paddle VDD1 Supply Routing and Decoupling VIO Supply Decoupling Layout and Decoupling of Pin 25 to Pin 32 OUTLINE DIMENSIONS ORDERING GUIDE