Datasheet LTC2242-10 (Analog Devices)

HerstellerAnalog Devices
Beschreibung10-Bit, 250Msps ADC
Seiten / Seite30 / 1 — FeaTures. DescripTion. Sample Rate: 250Msps. 60.5dB SNR. 78dB SFDR. …
Dateiformat / GrößePDF / 602 Kb
DokumentenspracheEnglisch

FeaTures. DescripTion. Sample Rate: 250Msps. 60.5dB SNR. 78dB SFDR. 1.2GHz Full Power Bandwidth S/H. Single 2.5V Supply

Datasheet LTC2242-10 Analog Devices

Modelllinie für dieses Datenblatt

Textversion des Dokuments

LTC2242-10 10-Bit, 250Msps ADC
FeaTures DescripTion
n
Sample Rate: 250Msps
The LTC®2242-10 is a 250Msps, sampling 10-bit A/D con- n
60.5dB SNR
verter designed for digitizing high frequency, wide dynamic n
78dB SFDR
range signals. The LTC2240-10 is perfect for demanding n
1.2GHz Full Power Bandwidth S/H
communications applications with AC performance that n
Single 2.5V Supply
includes 60.5dB SNR and 78dB SFDR. Ultralow jitter of n
Low Power Dissipation: 740mW
95fsRMS allows IF undersampling with excellent noise n LVDS, CMOS, or Demultiplexed CMOS Outputs performance. n Selectable Input Ranges: ±0.5V or ±1V DC specs include ±0.4LSB INL (typ), ±0.2LSB DNL (typ) n No Missing Codes and no missing codes over temperature. n Optional Clock Duty Cycle Stabilizer n Shutdown and Nap Modes The digital outputs can be either differential LVDS, or n Data Ready Output Clock single-ended CMOS. There are three format options for n Pin Compatible Family the CMOS outputs: a single bus running at the full data 250Msps: LTC2242-12 (12-Bit), LTC2242-10 (10-Bit) rate or two demultiplexed buses running at half data rate 210Msps: LTC2241-12 (12-Bit), LTC2241-10 (10-Bit) with either interleaved or simultaneous update. A separate 170Msps: LTC2240-12 (12-Bit), LTC2240-10 (10-Bit) output power supply allows the CMOS output swing to 185Msps: LTC2220-1 (12-Bit)* range from 0.5V to 2.625V. 170Msps: LTC2220 (12-Bit), LTC2230 (10-Bit)* The ENC+ and ENC– inputs may be driven differentially or 135Msps: LTC2221 (12-Bit), LTC2231 (10-Bit)* single ended with a sine wave, PECL, LVDS, TTL, or CMOS n 64-Pin 9mm × 9mm QFN Package inputs. An optional clock duty cycle stabilizer allows high
applicaTions
performance over a wide range of clock duty cycles. L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. n Wireless and Wired Broadband Communication *LTC2220-1, LTC2220, LTC2221, LTC2230, LTC2231 are 3.3V parts. n Cable Head-End Systems n Power Amplifier Linearization n Communications Test Equipment
Typical applicaTion
2.5V
SFDR vs Input Frequency
VDD 0.5V 85 REFH FLEXIBLE TO 2.625V 80 REFL REFERENCE OVDD 75 + D9 70 10-BIT • ANALOG CMOS INPUT CORRECTION OUTPUT PIPELINED • 65 INPUT OR S/H LOGIC DRIVERS ADC CORE 1V RANGE – • LVDS 60 D0 SFDR (dBFS) 2V RANGE 55 OGND 50 CLOCK/DUTY 45 CYCLE CONTROL 40 0 100 200 300 400 500 600 700 800 9001000 INPUT FREQUENCY (MHz) 224210 TA01 ENCODE 224210 G11 INPUT 224210fd 1 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy Internal Reference Characteristics Digital Inputs and Digital Outputs Power Requirements Timing Characteristics Electrical Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagrams Applications Information Package Description Revision History Related Parts