Datasheet Texas Instruments SN74LS112A — Datenblatt

HerstellerTexas Instruments
SerieSN74LS112A
Datasheet Texas Instruments SN74LS112A

Dual JK Negative-Edge-Triggered Flip-Flops mit Clear und Preset

Datenblätter

Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear datasheet
PDF, 1.3 Mb, Datei veröffentlicht: Mar 1, 1988
Auszug aus dem Dokument

Preise

Status

SN74LS112ADSN74LS112ADRSN74LS112ADRE4SN74LS112ANSN74LS112AN3SN74LS112ANSR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Obsolete (Manufacturer has discontinued the production of the device)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNoNoYes

Verpackung

SN74LS112ADSN74LS112ADRSN74LS112ADRE4SN74LS112ANSN74LS112AN3SN74LS112ANSR
N123456
Pin161616161616
Package TypeDDDNNNS
Industry STD TermSOICSOICSOICPDIPPDIPSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDIP-TR-PDIP-TR-PDSO-G
Package QTY4025002500252000
CarrierTUBELARGE T&RLARGE T&RTUBELARGE T&R
Device MarkingLS112ALS112ALS112ASN74LS112AN74LS112A
Width (mm)3.913.913.916.356.355.3
Length (mm)9.99.99.919.319.310.3
Thickness (mm)1.581.581.583.93.91.95
Pitch (mm)1.271.271.272.542.541.27
Max Height (mm)1.751.751.755.085.082
Mechanical DataHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladen

Parameter

Parameters / ModelsSN74LS112AD
SN74LS112AD
SN74LS112ADR
SN74LS112ADR
SN74LS112ADRE4
SN74LS112ADRE4
SN74LS112AN
SN74LS112AN
SN74LS112AN3
SN74LS112AN3
SN74LS112ANSR
SN74LS112ANSR
Approx. Price (US$)0.22 | 1ku
Bits22222
Bits(#)2
F @ Nom Voltage(Max), Mhz3535353535
F @ Nom Voltage(Max)(Mhz)35
ICC @ Nom Voltage(Max), mA66666
ICC @ Nom Voltage(Max)(mA)6
Input TypeTTL
Output Drive (IOL/IOH)(Max), mA-0.4/8-0.4/8-0.4/8-0.4/8-0.4/8
Output Drive (IOL/IOH)(Max)(mA)-0.4/8
Output TypeTTL
Package GroupSOICSOICSOICPDIPPDIPSO
Package Size: mm2:W x L, PKG16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)See datasheet (PDIP)16SO: 80 mm2: 7.8 x 10.2(SO)
Package Size: mm2:W x L (PKG)See datasheet (PDIP)
RatingCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNo
Technology FamilyLSLSLSLSLSLS
VCC(Max), V5.255.255.255.255.25
VCC(Max)(V)5.25
VCC(Min), V4.754.754.754.754.75
VCC(Min)(V)4.75
Voltage(Nom), V55555
Voltage(Nom)(V)5
tpd @ Nom Voltage(Max), ns2020202020
tpd @ Nom Voltage(Max)(ns)20

Öko-Plan

SN74LS112ADSN74LS112ADRSN74LS112ADRE4SN74LS112ANSN74LS112AN3SN74LS112ANSR
RoHSCompliantCompliantCompliantCompliantNot CompliantCompliant
Pb FreeNoYes

Anwendungshinweise

  • Designing with the SN54/74LS123 (Rev. A)
    PDF, 118 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1997
    The Texas Instruments (TI) SN54/74LS123 dual retriggerable monostable multivibrator is a one-shot device capable of verylong output pulses and up to 100% duty cycle. The ?LS123 also features dc triggering from gated low-level active A andhigh-level active B inputs and provides a clear input that terminates the output pulse of any predetermined time independentof timing components R ext and

Modellreihe

Herstellerklassifikation

  • Semiconductors> Logic> Flip-Flop/Latch/Register> J-K Flip-Flop