Datasheet Texas Instruments SN65LVP18DRFT — Datenblatt

SN65LVDS18, SN65LVP18
SN65LVDS19, SN65LVP19
www.ti.com SLLS624B – SEPTEMBER 2004 – REVISED NOVEMBER 2005 2.5-V/3.3-V OSCILLATOR GAIN STAGE/BUFFERS FEATURES Low-Voltage PECL Input and Low-Voltage
PECL or LVDS Outputs
Clock Rates to 1 GHz
– 250-ps Output Transition Times
– 0.12 ps Typical Intrinsic Phase Jitter
– Less than 630 ps Propagation Delay Times
2.5-V or 3.3-V Supply Operation 2-mm x 2-mm Small-Outline
No-Lead Package APPLICATIONS PECL-to-LVDS Translation
Clock Signal Amplification DESCRIPTION
These four devices are high frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain
outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on
the SN65LVx18) and fully differential inputs on the SN65LVx19.
The SN65LVx18 provides the user a Gain Control (GC) for controlling the Q output from 300 mV to 860 mV
either by leaving it open (NC), grounded, or tied to VCC. (When left open, the Q output defaults to 575 mV.) The
Q on the SN65LVx19 defaults to 575 mV as well.
Both devices provide a voltage reference (VBB) of typically 1.35 V below VCC for use in receiving single-ended
PECL input signals. When not used, VBB should be unconnected or open.
All devices are characterized for operation from –40°C to 85°C.
SN65LVDS19, SN65LVP19 SN65LVDS18, SN65LVP18
Q Q
4 mA 4 mA A Y A Y Z B Z VBB …