Datasheet Texas Instruments LMK04610RTQR — Datenblatt

HerstellerTexas Instruments
SerieLMK04610
ArtikelnummerLMK04610RTQR
Datasheet Texas Instruments LMK04610RTQR

Ultra Low Noise und Low Power JESD204B-konformer Clock Jitter Cleaner mit zwei PLLs 56-QFN -40 bis 85

Datenblätter

LMK04610 Ultra-Low Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs datasheet
PDF, 2.3 Mb, Revision: A, Datei veröffentlicht: Jun 22, 2017
Auszug aus dem Dokument

Preise

Status

Lifecycle StatusActive (Recommended for new designs)
Manufacture's Sample AvailabilityYes

Verpackung

Pin56
Package TypeRTQ
Industry STD TermVQFN
JEDEC CodeS-PQFP-N
Package QTY2000
CarrierLARGE T&R
Device MarkingLMK04610
Width (mm)8
Length (mm)8
Thickness (mm).9
Pitch (mm).5
Max Height (mm)1
Mechanical DataHerunterladen

Parameter

Number of Inputs2
Number of Outputs10
Operating Temperature Range-40 to 85 C
Output Frequency(Max)2000 MHz
Output Frequency(Min)0.03 MHz
Output LevelHCSL,HSDS,LVDS,LVPECL
Package GroupQFN
Package Size: mm2:W x L56QFN: 64 mm2: 8 x 8(QFN) PKG
RMS Jitter0.065
RatingCatalog
Special Features105C PCB temp,Holdover mode,JESD204B SYSREF Generation,Manual/auto switch,SPI
Supply Voltage(Max)3.465 V
Supply Voltage(Min)1.7 V
VCO Frequency(Max)6200 MHz
VCO Frequency(Min)5800 MHz

Öko-Plan

RoHSCompliant

Design Kits und Evaluierungsmodule

  • Evaluation Modules & Boards: LMK04610EVM
    LMK04610 Ultra Low-Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual PLLs EVM
    Lifecycle Status: Active (Recommended for new designs)

Anwendungshinweise

  • SDPLL for LMK046xx Family
    PDF, 4.2 Mb, Datei veröffentlicht: May 15, 2017
    PLLsusedin the LMK046xxfamilyof devicesare basedon Semi-digitalPLL architecture.LMK04610andLMK04616deviceshavetwo fullyintegratedPLLs.The first PLL,calledPLL1here,usesan externalVCXOas its voltage-controlledoscillator.It is a verylow-bandwidthPLL and the loopbandwidthis <300Hz. Sucha low bandwidthhelpsthe jitter cleaningfor a dirt
  • LMK0461x Phase Noise Performance With DC-DC Converters (Rev. B)
    PDF, 2.6 Mb, Revision: B, Datei veröffentlicht: Jul 20, 2017
    The LMK0461xdevicefamilyis the industry’s highestperformancewith lowestpowerjittercleanerfamilywith dualPLLscalledPLL1and PLL2.PLL1is a verylow bandwidthPLL that usesan externalVCXOasvoltagecontroloscillator.PLL2is a high bandwidthPLL with an integratedhigh performanceLC oscillator.LMK04610provides10 differentialoutputsand the L
  • Clocking for Medical Ultrasound Systems
    PDF, 1.8 Mb, Datei veröffentlicht: Sep 20, 2017

Modellreihe

Serie: LMK04610 (2)

Herstellerklassifikation

  • Semiconductors > Clock and Timing > Clock Jitter Cleaners > Dual / Cascaded PLL