Datasheet Texas Instruments LMK04208 — Datenblatt
| Hersteller | Texas Instruments |
| Serie | LMK04208 |
Ultra Low Noise Clock Jitter Cleaner mit 6 programmierbaren Ausgängen
Datenblätter
LMK04208 Low-Noise Clock Jitter Cleaner with Dual Loop PLLs datasheet
PDF, 1.9 Mb, Datei veröffentlicht: Sep 1, 2016
Auszug aus dem Dokument
Preise
Status
| LMK04208NKDR | LMK04208NKDT | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | Yes |
Verpackung
| LMK04208NKDR | LMK04208NKDT | |
|---|---|---|
| N | 1 | 2 |
| Pin | 64 | 64 |
| Package Type | NKD | NKD |
| Industry STD Term | WQFN | WQFN |
| JEDEC Code | S-PQFP-N | S-PQFP-N |
| Package QTY | 2000 | 250 |
| Carrier | LARGE T&R | SMALL T&R |
| Device Marking | K04208NKD | K04208NKD |
| Width (mm) | 9 | 9 |
| Length (mm) | 9 | 9 |
| Pitch (mm) | .5 | .5 |
| Max Height (mm) | .8 | .8 |
| Mechanical Data | Herunterladen | Herunterladen |
Parameter
| Parameters / Models | LMK04208NKDR | LMK04208NKDT |
|---|---|---|
| Number of Inputs | 2 | 2 |
| Number of Outputs | 7 | 7 |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 |
| Output Frequency(Max), MHz | 3072 | 3072 |
| Output Frequency(Min), MHz | 0.329 | 0.329 |
| Output Level | LVCMOS,LVDS,LVPECL | LVCMOS,LVDS,LVPECL |
| Package Group | WQFN | WQFN |
| Package Size: mm2:W x L, PKG | 64WQFN: 81 mm2: 9 x 9(WQFN) | 64WQFN: 81 mm2: 9 x 9(WQFN) |
| RMS Jitter | 0.111 | 0.111 |
| Rating | Catalog | Catalog |
| Special Features | Holdover mode,Int. xtal oscillator,Manual/auto switch,SPI,uWire | Holdover mode,Int. xtal oscillator,Manual/auto switch,SPI,uWire |
| Supply Voltage(Max), V | 3.45 | 3.45 |
| Supply Voltage(Min), V | 3.15 | 3.15 |
| VCO Frequency(Max), MHz | 3072 | 3072 |
| VCO Frequency(Min), MHz | 2750 | 2750 |
Öko-Plan
| LMK04208NKDR | LMK04208NKDT | |
|---|---|---|
| RoHS | Compliant | Compliant |
Modellreihe
Serie: LMK04208 (2)
Herstellerklassifikation
- Semiconductors> Clock and Timing> Clock Jitter Cleaners> Dual / Cascaded PLL