Datasheet Texas Instruments DS92LV18TVV/NOPB — Datenblatt

18-Bit-Bus-LVDS-Serializer / Deserializer - 15-66 MHz 80-LQFP -40 bis 85

Datenblätter

PDF, 1.3 Mb, Revision: E, Datei veröffentlicht: Apr 18, 2013

Auszug aus dem Dokument

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

ESD	2 kV
Function	SerDes
Input Compatibility	LVTTL,BLVDS
Operating Temperature Range	-40 to 85 C
Output Compatibility	LVDS,BLVDS,LVTTL
Package Group	LQFP
Package Size: mm2:W x L	80LQFP: 196 mm2: 14 x 14(LQFP) PKG
Protocols	Channel-Link I
Rating	Catalog
Supply Voltage(s)	3.3 V

RoHS

Compliant

Evaluation Modules & Boards: LVDS-18B-EVK
18-Bit Bus LVDS SERDES Evaluation Board 15-66 MHz
Lifecycle Status: Active (Recommended for new designs)
- Herunterladen

Herunterladen
External Serial Interface Reduces Simultaneous Switching Output Noise in FPGAs (Rev. A)
PDF, 8.3 Mb, Revision: A, Datei veröffentlicht: Apr 26, 2013
This application report highlights how using external SerDes in conjunction with minimum current driveFPGA I/O can reduce FPGAвЂ™s internal noise and reap the benefits of a serial interface across the system.This may allow designers to use low end FPGAs with external SerDes to reduce cost and still have highanalog performance.
Herunterladen
DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E)
PDF, 170 Kb, Revision: E, Datei veröffentlicht: Apr 29, 2013
Reduction in system size, increase in system performance and savings in system cost are valuablebenefits that SER/DES devices (Serializers and Deserializers) bring to many system designers. Thesebenefits are the reason why SER/DES are integral pieces of many of todayвЂ™s high-speed systems.One of the design constraints for these systems is the maximum transmission distance between a serializer

Serie: DS92LV18 (2)