Datasheet Texas Instruments CDCEL925PWG4 — Datenblatt

HerstellerTexas Instruments
SerieCDCEL925
ArtikelnummerCDCEL925PWG4
Datasheet Texas Instruments CDCEL925PWG4

Programmierbarer 2-PLL-VCXO-Taktsynthesizer mit 1,8-V-LVCMOS-Ausgängen 16-TSSOP -40 bis 85

Datenblätter

CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction datasheet
PDF, 1.5 Mb, Revision: I, Datei veröffentlicht: Oct 27, 2016
Auszug aus dem Dokument

Preise

Status

Lifecycle StatusActive (Recommended for new designs)
Manufacture's Sample AvailabilityYes

Verpackung

Pin16
Package TypePW
Industry STD TermTSSOP
JEDEC CodeR-PDSO-G
Package QTY90
CarrierTUBE
Device MarkingCKEL925
Width (mm)4.4
Length (mm)5
Thickness (mm)1
Pitch (mm).65
Max Height (mm)1.2
Mechanical DataHerunterladen

Parameter

Divider RatioUniversal
FunctionClock Synthesizer
Input LevelCrystal,LVCMOS
Jitter-Peak to Peak(P-P) or Cycle to Cycle60 ps C-C
Number of Outputs5
Operating Temperature Range-40 to 85 C
Output Frequency(Max)230 MHz
Output LevelLVCMOS
Output Skew150 ps
Package GroupTSSOP
Package Size: mm2:W x L16TSSOP: 32 mm2: 6.4 x 5(TSSOP) PKG
ProgrammabilityEEPROM
RatingCatalog
Special FeaturesIntegrated EEPROM,Multiplier/Divider,Spread Spectrum Clocking (SSC)
VCC1.8 V
VCC Core1.8 V
VCC Out1.8 V

Öko-Plan

RoHSCompliant

Design Kits und Evaluierungsmodule

  • Evaluation Modules & Boards: EVMX777G-01-20-00
    J6Entry/RSP Infotainment (CPU+Display+JAMR3) Evaluation Module
    Lifecycle Status: Active (Recommended for new designs)
  • Evaluation Modules & Boards: EVMX777BG-01-00-00
    J6Entry, RSP and TDA2E-17 CPU Board Evaluation Module
    Lifecycle Status: Active (Recommended for new designs)
  • Evaluation Modules & Boards: CDCEL9XXPROGEVM
    CDCE(L)949 Family EEPROM Programming Board
    Lifecycle Status: Active (Recommended for new designs)
  • Evaluation Modules & Boards: CDCE925PERF-EVM
    CDCE925 Performance Evaluation Module
    Lifecycle Status: Active (Recommended for new designs)
  • Evaluation Modules & Boards: CDCEL925PERF-EVM
    CDCEL925 Performance Evaluation Module
    Lifecycle Status: Active (Recommended for new designs)

Anwendungshinweise

  • Clocking Recommendations for DM6446 Digital Video EVM with Sngle PLL (Rev. A)
    PDF, 94 Kb, Revision: A, Datei veröffentlicht: Aug 8, 2007
    The DM6446 (DaVinciв„ў) Digital Video Evaluation Module (EVM) requires a number of clock frequencies to run the system properly. The current clocking proposal of this EVM consists of a VCXO chip PI6CX100-27W, a PLL chip PLL1705, several voltage level translators, and a few oscillators or crystals. This application report discusses an optimized clocking proposal with Texas Instruments new clock driv
  • VCXO Application Guideline for CDCE(L)9xx Family (Rev. A)
    PDF, 107 Kb, Revision: A, Datei veröffentlicht: Apr 23, 2012
  • Practical consideration on choosing a crystal for CDCE(L)9xx family
    PDF, 60 Kb, Datei veröffentlicht: Mar 24, 2008
  • Usage of I2C for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913
    PDF, 297 Kb, Datei veröffentlicht: Sep 23, 2009
    This document presents a method to smoothly change frequency by IВІCв„ў protocol on Texas Instruments CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 Clock Synthesizers, thus avoiding unnecessary intermediate frequencies. It also includes a code example to generate the IВІC protocol for the CDCE(L)9xx with the TMS320C645x.
  • Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency
    PDF, 860 Kb, Datei veröffentlicht: Mar 31, 2008
    Generating a high-frequency system clock Fs (128fs to 768fs) from a low-frequency sampling clock fs (10 kHz to 200 kHz) is challenging, while attempting to maintain low phase jitter. A traditional phase-lock loop (PLL) can do the frequency translation, but the added phase jitter prevents the generated system clock signal from effectively driving high-performance audio data converters. This applica
  • Troubleshooting I2C Bus Protocol
    PDF, 184 Kb, Datei veröffentlicht: Oct 19, 2009
    When using the I2Cв„ў bus protocol, the designer must ensure that the hardware complies with the I2C standard. This application report describes the I2C protocol and provides guidelines on debugging a missing acknowledgment, selecting the pullup resistors, or meeting the maximum capacitance load of an I2C bus. A conflict occurs if devices sharing the I2C bus have the same slave address. This

Modellreihe

Herstellerklassifikation

  • Semiconductors > Clock and Timing > Clock Generators > Spread-Spectrum Clocks