Datasheet Texas Instruments 74ACT11244 — Datenblatt

HerstellerTexas Instruments
Serie74ACT11244
Datasheet Texas Instruments 74ACT11244

Oktalpuffer / Treiber mit 3-Zustands-Ausgängen

Datenblätter

Octal Buffer/Line Driver With 3-State Outputs datasheet
PDF, 565 Kb, Revision: C, Datei veröffentlicht: Apr 1, 1996
Auszug aus dem Dokument

Preise

Status

74ACT11244DBLE74ACT11244DBR74ACT11244DW74ACT11244DWG474ACT11244DWR74ACT11244PW74ACT11244PWG474ACT11244PWLE74ACT11244PWR74ACT11244PWRE474ACT11244PWRG4
Lifecycle StatusObsolete (Manufacturer has discontinued the production of the device)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Obsolete (Manufacturer has discontinued the production of the device)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNoNoNoNoNoNoNoNo

Verpackung

74ACT11244DBLE74ACT11244DBR74ACT11244DW74ACT11244DWG474ACT11244DWR74ACT11244PW74ACT11244PWG474ACT11244PWLE74ACT11244PWR74ACT11244PWRE474ACT11244PWRG4
N1234567891011
Pin2424242424242424242424
Package TypeDBDBDWDWDWPWPWPWPWPWPW
Industry STD TermSSOPSSOPSOICSOICSOICTSSOPTSSOPTSSOPTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Width (mm)5.35.37.57.57.54.44.44.44.44.44.4
Length (mm)8.28.215.415.415.47.87.87.87.87.87.8
Thickness (mm)1.951.952.352.352.35111111
Pitch (mm).65.651.271.271.27.65.65.65.65.65.65
Max Height (mm)222.652.652.651.21.21.21.21.21.2
Mechanical DataHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladen
Package QTY2000252520006060200020002000
CarrierLARGE T&RTUBETUBELARGE T&RTUBETUBELARGE T&RLARGE T&RLARGE T&R
Device MarkingAT244ACT11244ACT11244ACT11244AT244AT244AT244AT244AT244

Parameter

Parameters / Models74ACT11244DBLE
74ACT11244DBLE
74ACT11244DBR
74ACT11244DBR
74ACT11244DW
74ACT11244DW
74ACT11244DWG4
74ACT11244DWG4
74ACT11244DWR
74ACT11244DWR
74ACT11244PW
74ACT11244PW
74ACT11244PWG4
74ACT11244PWG4
74ACT11244PWLE
74ACT11244PWLE
74ACT11244PWR
74ACT11244PWR
74ACT11244PWRE4
74ACT11244PWRE4
74ACT11244PWRG4
74ACT11244PWRG4
Approx. Price (US$)1.24 | 1ku1.24 | 1ku
Bits888888888
Bits(#)88
F @ Nom Voltage(Max), Mhz909090909090909090
F @ Nom Voltage(Max)(Mhz)9090
ICC @ Nom Voltage(Max), mA0.080.080.080.080.080.080.080.080.08
ICC @ Nom Voltage(Max)(mA)0.080.08
Input TypeTTLTTL
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA-24/24-24/24-24/24-24/24-24/24-24/24-24/24-24/24-24/24
Output Drive (IOL/IOH)(Max)(mA)-24/24-24/24
Output TypeCMOSCMOS
Package GroupSSOPSSOPSOICSOICSOICTSSOPTSSOPTSSOPTSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG24SSOP: 64 mm2: 7.8 x 8.2(SSOP)24SOIC: 160 mm2: 10.3 x 15.5(SOIC)24SOIC: 160 mm2: 10.3 x 15.5(SOIC)24SOIC: 160 mm2: 10.3 x 15.5(SOIC)24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)
Package Size: mm2:W x L (PKG)See datasheet (PDIP)See datasheet (PDIP)
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNoNoNoNoNoNo
Technology FamilyACTACTACTACTACTACTACTACTACTACTACT
VCC(Max), V5.55.55.55.55.55.55.55.55.5
VCC(Max)(V)5.55.5
VCC(Min), V4.54.54.54.54.54.54.54.54.5
VCC(Min)(V)4.54.5
Voltage(Nom), V555555555
Voltage(Nom)(V)55
tpd @ Nom Voltage(Max), ns9.99.99.99.99.99.99.99.99.9
tpd @ Nom Voltage(Max)(ns)9.99.9

Öko-Plan

74ACT11244DBLE74ACT11244DBR74ACT11244DW74ACT11244DWG474ACT11244DWR74ACT11244PW74ACT11244PWG474ACT11244PWLE74ACT11244PWR74ACT11244PWRE474ACT11244PWRG4
RoHSNot CompliantCompliantCompliantCompliantCompliantCompliantCompliantNot CompliantCompliantCompliantCompliant
Pb FreeNoNo

Anwendungshinweise

  • Selecting the Right Level Translation Solution (Rev. A)
    PDF, 313 Kb, Revision: A, Datei veröffentlicht: Jun 22, 2004
    Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
  • Introduction to Logic
    PDF, 93 Kb, Datei veröffentlicht: Apr 30, 2015
  • Implications of Slow or Floating CMOS Inputs (Rev. D)
    PDF, 260 Kb, Revision: D, Datei veröffentlicht: Jun 23, 2016
  • Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
    PDF, 614 Kb, Revision: C, Datei veröffentlicht: Dec 2, 2015
  • Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
    PDF, 337 Kb, Datei veröffentlicht: Jul 8, 2004
    Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
  • TI IBIS File Creation Validation and Distribution Processes
    PDF, 380 Kb, Datei veröffentlicht: Aug 29, 2002
    The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
  • CMOS Power Consumption and CPD Calculation (Rev. B)
    PDF, 89 Kb, Revision: B, Datei veröffentlicht: Jun 1, 1997
    Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result CMOS devices are best known for low power consumption. However for minimizing the power requirements of a board or a system simply knowing that CMOS devices may use less power than equivale
  • Designing With Logic (Rev. C)
    PDF, 186 Kb, Revision: C, Datei veröffentlicht: Jun 1, 1997
    Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w
  • Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
    PDF, 43 Kb, Datei veröffentlicht: Apr 1, 1996
    Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Modellreihe

Herstellerklassifikation

  • Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver