Datasheet Texas Instruments THS1031CPW — Datenblatt

HerstellerTexas Instruments
SerieTHS1031
ArtikelnummerTHS1031CPW
Datasheet Texas Instruments THS1031CPW

10-Bit-Analog-Digital-Wandler (ADC) mit 30 MSPS 28-TSSOP 0 bis 70

Datenblätter

3-V to 5.5-V, 10-Bit, 30 MSPS CMOS Analog-to-Digital Converter datasheet
PDF, 728 Kb, Revision: E, Datei veröffentlicht: Mar 21, 2002
Auszug aus dem Dokument

Preise

Status

Lifecycle StatusActive (Recommended for new designs)
Manufacture's Sample AvailabilityNo

Verpackung

Pin28
Package TypePW
Industry STD TermTSSOP
JEDEC CodeR-PDSO-G
Package QTY50
CarrierTUBE
Device MarkingTH1031
Width (mm)4.4
Length (mm)9.7
Thickness (mm)1
Pitch (mm).65
Max Height (mm)1.2
Mechanical DataHerunterladen

Parameter

# Input Channels1
Analog Input BW150 MHz
ArchitecturePipeline
DNL(Max)1 +/-LSB
DNL(Typ)0.3 +/-LSB
ENOB8.8 Bits
INL(Max)2 +/-LSB
INL(Typ)1 +/-LSB
Input BufferNo
Input Range2 Vp-p
InterfaceParallel CMOS
Operating Temperature Range0 to 70 C
Package GroupTSSOP
Package Size: mm2:W x L28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP) PKG
Power Consumption(Typ)160 mW
RatingCatalog
Reference ModeExt,Int
Resolution10 Bits
SFDR52.4 dB
SINAD56 dB
SNR49.3 dB
Sample Rate(Max)30 MSPS

Öko-Plan

RoHSCompliant

Design Kits und Evaluierungsmodule

  • Evaluation Modules & Boards: TSW2200EVM
    TSW2200 Low-Cost Portable Power Supply Evaluation Module
    Lifecycle Status: Active (Recommended for new designs)

Anwendungshinweise

  • Using TI FIFOs to Interface High-Speed Data Converters With TI TMS320 DSPs
    PDF, 249 Kb, Datei veröffentlicht: Jun 8, 2001
    Most high-speed data converters cannot be connected directly to a digital signal processor (DSP). The required transfer rates would tie up most of the DSP's I/O bandwidth. A FIFO is an appropriate solution for this problem because it can buffer a large block of data, and the DSP can read data from the FIFO in a burst mode. This is much more efficient compared to single reads for every sampled valu
  • CDCE62005 as Clock Solution for High-Speed ADCs
    PDF, 805 Kb, Datei veröffentlicht: Sep 4, 2008
    TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
  • Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
    PDF, 376 Kb, Datei veröffentlicht: Apr 28, 2009
    This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
  • Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
    PDF, 327 Kb, Revision: A, Datei veröffentlicht: Sep 10, 2010
    This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
  • Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
    PDF, 2.3 Mb, Datei veröffentlicht: Jun 2, 2008
    This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
  • CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
    PDF, 424 Kb, Datei veröffentlicht: Jun 8, 2008
    Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
  • Noise Analysis for High Speed Op Amps (Rev. A)
    PDF, 256 Kb, Revision: A, Datei veröffentlicht: Jan 17, 2005
    As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

Modellreihe

Herstellerklassifikation

  • Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)