Datasheet Texas Instruments CDCE72010RGCRG4 — Datenblatt

HerstellerTexas Instruments
SerieCDCE72010
ArtikelnummerCDCE72010RGCRG4
Datasheet Texas Instruments CDCE72010RGCRG4

10 Ausgänge Low Jitter Clock Synchronizer und Jitter Cleaner 64-VQFN -40 bis 85

Datenblätter

Ten Output High Performance Clock Synchronizer, Jitter Cleaner &Clock Distrib datasheet
PDF, 1.8 Mb, Revision: C, Datei veröffentlicht: Jan 31, 2012
Auszug aus dem Dokument

Anwendungshinweise

  • Using the CDCE72010 as a Frequency Synthesizer
    PDF, 1.1 Mb, Datei veröffentlicht: May 31, 2008
    This application report is a general guide for using the CDCE72010 as a frequency synthesizer. This document explains the methods to work with the phase-locked loop (PLL) of the CDCE72010 to achieve multiple outputfrequencies from any input frequency. It also describes the basic functionality and methods for using the device efficiently. Furthermore, it describes the clock terminationmethod, d
  • Clock jitter analyzed in the time domain, Part 2
    PDF, 588 Kb, Datei veröffentlicht: Nov 15, 2010
  • Impact of sampling-clock spurs on ADC performance
    PDF, 1.2 Mb, Datei veröffentlicht: Jul 14, 2009
  • Clock jitter analyzed in the time domain, Part 3
    PDF, 627 Kb, Datei veröffentlicht: Sep 16, 2011
  • 4Q 2010 Issue Analog Applications Journal
    PDF, 1.3 Mb, Datei veröffentlicht: Nov 15, 2010
  • Журнал РїРѕ применению аналоговых компонентов 3Q 2011
    PDF, 3.9 Mb, Datei veröffentlicht: Sep 1, 2011
  • 3Q 2011 Issue Analog Applications Journal
    PDF, 1.4 Mb, Datei veröffentlicht: Sep 16, 2011
  • Q3 2009 Issue Analog Applications Journal
    PDF, 2.1 Mb, Datei veröffentlicht: Jul 14, 2009
  • Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
    PDF, 2.3 Mb, Datei veröffentlicht: Jun 2, 2008
    This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
  • CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
    PDF, 424 Kb, Datei veröffentlicht: Jun 8, 2008
    Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers

Modellreihe

Herstellerklassifikation

  • Semiconductors > Clock and Timing > Clock Jitter Cleaners > Single-Loop PLL