Datasheet Texas Instruments TLV2548QDWR — Datenblatt

HerstellerTexas Instruments
SerieTLV2548Q
ArtikelnummerTLV2548QDWR
Datasheet Texas Instruments TLV2548QDWR

Automobilkatalog 12-Bit 200 kSPS ADC Ser. Out, Auto Pwrdn (S / W und H / W), Low Power 20-SOIC -40 bis 125

Datenblätter

3-V to 5.5-V, 12-Bit, 200-KSPS, 4-/8-Channel, Low-Power Serial Analog-to-Digital datasheet
PDF, 1.6 Mb, Revision: F, Datei veröffentlicht: Oct 7, 2009
Auszug aus dem Dokument

Preise

Status

Lifecycle StatusActive (Recommended for new designs)
Manufacture's Sample AvailabilityNo

Verpackung

Pin20
Package TypeDW
Industry STD TermSOIC
JEDEC CodeR-PDSO-G
Package QTY2000
CarrierLARGE T&R
Device MarkingTLV2548QDW
Width (mm)7.5
Length (mm)12.8
Thickness (mm)2.35
Pitch (mm)1.27
Max Height (mm)2.65
Mechanical DataHerunterladen

Parameter

# Input Channels8
Analog Voltage AVDD(Max)5.5 V
Analog Voltage AVDD(Min)3 V
ArchitectureSAR
Digital Supply(Max)5.5 V
Digital Supply(Min)3 V
INL(Max)1.2 +/-LSB
Input Range(Max)5.5 V
Input TypeSingle-Ended
Integrated FeaturesOscillator
InterfaceSPI
Multi-Channel ConfigurationMultiplexed
Operating Temperature Range-40 to 125 C
Package GroupSOIC
Package Size: mm2:W x L20SOIC: 132 mm2: 10.3 x 12.8(SOIC) PKG
Power Consumption(Typ)3.3 mW
RatingCatalog
Reference ModeExt,Int
Resolution12 Bits
SINAD71 dB
SNR71 dB
Sample Rate (max)200kSPS SPS
Sample Rate(Max)0.2 MSPS
THD(Typ)-82 dB

Öko-Plan

RoHSCompliant

Anwendungshinweise

  • Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)
    PDF, 227 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
    This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different
  • Determining Minimum Acquisition Times for SAR ADCs, part 2
    PDF, 215 Kb, Datei veröffentlicht: Mar 17, 2011
    The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

Modellreihe

Herstellerklassifikation

  • Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > Precision ADCs (<=10MSPS)