Datasheet Texas Instruments SN74LVTH32245GKER — Datenblatt

HerstellerTexas Instruments
SerieSN74LVTH32245
ArtikelnummerSN74LVTH32245GKER
Datasheet Texas Instruments SN74LVTH32245GKER

3,3-V-ABT-32-Bit-Bus-Transceiver mit 3-Zustands-Ausgängen 96-LFBGA -40 bis 85

Datenblätter

SN74LVTH32245 datasheet
PDF, 779 Kb, Revision: B, Datei veröffentlicht: Nov 13, 2006
Auszug aus dem Dokument

Preise

Status

Lifecycle StatusNRND (Not recommended for new designs)
Manufacture's Sample AvailabilityNo

Verpackung

Pin96
Package TypeGKE
Industry STD TermBGA MICROSTAR
JEDEC CodeR-PBGA-N
Package QTY1000
CarrierLARGE T&R
Device MarkingHV245
Width (mm)5.5
Length (mm)13.5
Thickness (mm).9
Pitch (mm).8
Max Height (mm)1.4
Mechanical DataHerunterladen

Parameter

Bits32
F @ Nom Voltage(Max)160 Mhz
ICC @ Nom Voltage(Max)10 mA
Operating Temperature Range-40 to 85 C
Output Drive (IOL/IOH)(Max)-32/64 mA
Package GroupLFBGA
Package Size: mm2:W x L96LFBGA: 74 mm2: 5.5 x 13.5(LFBGA) PKG
RatingCatalog
Schmitt TriggerNo
Technology FamilyLVT
VCC(Max)3.6 V
VCC(Min)2.7 V
Voltage(Nom)3.3 V
tpd @ Nom Voltage(Max)3.7 ns

Öko-Plan

RoHSSee ti.com

Anwendungshinweise

  • LVT Family Characteristics (Rev. A)
    PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
    To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
  • LVT-to-LVTH Conversion
    PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
    Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
  • Bus-Hold Circuit
    PDF, 418 Kb, Datei veröffentlicht: Feb 5, 2001
    When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

Modellreihe

Serie: SN74LVTH32245 (2)

Herstellerklassifikation

  • Semiconductors > Logic > Buffer/Driver/Transceiver > Standard Transceiver